if_gfe.c revision 1.11
1 /* $NetBSD: if_gfe.c,v 1.11 2003/06/12 19:18:02 scw Exp $ */ 2 3 /* 4 * Copyright (c) 2002 Allegro Networks, Inc., Wasabi Systems, Inc. 5 * All rights reserved. 6 * 7 * Redistribution and use in source and binary forms, with or without 8 * modification, are permitted provided that the following conditions 9 * are met: 10 * 1. Redistributions of source code must retain the above copyright 11 * notice, this list of conditions and the following disclaimer. 12 * 2. Redistributions in binary form must reproduce the above copyright 13 * notice, this list of conditions and the following disclaimer in the 14 * documentation and/or other materials provided with the distribution. 15 * 3. All advertising materials mentioning features or use of this software 16 * must display the following acknowledgement: 17 * This product includes software developed for the NetBSD Project by 18 * Allegro Networks, Inc., and Wasabi Systems, Inc. 19 * 4. The name of Allegro Networks, Inc. may not be used to endorse 20 * or promote products derived from this software without specific prior 21 * written permission. 22 * 5. The name of Wasabi Systems, Inc. may not be used to endorse 23 * or promote products derived from this software without specific prior 24 * written permission. 25 * 26 * THIS SOFTWARE IS PROVIDED BY ALLEGRO NETWORKS, INC. AND 27 * WASABI SYSTEMS, INC. ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, 28 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY 29 * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 30 * IN NO EVENT SHALL EITHER ALLEGRO NETWORKS, INC. OR WASABI SYSTEMS, INC. 31 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 32 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 33 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 34 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 35 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 36 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 37 * POSSIBILITY OF SUCH DAMAGE. 38 */ 39 40 /* 41 * if_gfe.c -- GT ethernet MAC driver 42 */ 43 44 #include "opt_inet.h" 45 #include "bpfilter.h" 46 47 #include <sys/param.h> 48 #include <sys/types.h> 49 #include <sys/inttypes.h> 50 #include <sys/queue.h> 51 52 #include <uvm/uvm_extern.h> 53 54 #include <sys/callout.h> 55 #include <sys/device.h> 56 #include <sys/errno.h> 57 #include <sys/ioctl.h> 58 #include <sys/mbuf.h> 59 #include <sys/socket.h> 60 61 #include <machine/bus.h> 62 63 #include <net/if.h> 64 #include <net/if_dl.h> 65 #include <net/if_ether.h> 66 #include <net/if_media.h> 67 68 #ifdef INET 69 #include <netinet/in.h> 70 #include <netinet/if_inarp.h> 71 #endif 72 #if NBPFILTER > 0 73 #include <net/bpf.h> 74 #endif 75 76 #include <dev/mii/miivar.h> 77 78 #include <dev/marvell/gtintrreg.h> 79 #include <dev/marvell/gtethreg.h> 80 81 #include <dev/marvell/gtvar.h> 82 #include <dev/marvell/if_gfevar.h> 83 84 #define GE_READ(sc, reg) \ 85 bus_space_read_4((sc)->sc_gt_memt, (sc)->sc_memh, ETH__ ## reg) 86 #define GE_WRITE(sc, reg, v) \ 87 bus_space_write_4((sc)->sc_gt_memt, (sc)->sc_memh, ETH__ ## reg, (v)) 88 89 #define GE_DEBUG 90 #if 0 91 #define GE_NOHASH 92 #define GE_NORX 93 #endif 94 95 #ifdef GE_DEBUG 96 #define GE_DPRINTF(sc, a) do \ 97 if ((sc)->sc_ec.ec_if.if_flags & IFF_DEBUG) \ 98 printf a; \ 99 while (0) 100 #define GE_FUNC_ENTER(sc, func) GE_DPRINTF(sc, ("[" func)) 101 #define GE_FUNC_EXIT(sc, str) GE_DPRINTF(sc, (str "]")) 102 #else 103 #define GE_DPRINTF(sc, a) do { } while (0) 104 #define GE_FUNC_ENTER(sc, func) do { } while (0) 105 #define GE_FUNC_EXIT(sc, str) do { } while (0) 106 #endif 107 enum gfe_whack_op { 108 GE_WHACK_START, GE_WHACK_RESTART, 109 GE_WHACK_CHANGE, GE_WHACK_STOP 110 }; 111 112 enum gfe_hash_op { 113 GE_HASH_ADD, GE_HASH_REMOVE, 114 }; 115 116 #if 1 117 #define htogt32(a) htobe32(a) 118 #define gt32toh(a) be32toh(a) 119 #else 120 #define htogt32(a) htole32(a) 121 #define gt32toh(a) le32toh(a) 122 #endif 123 124 #define GE_RXDSYNC(sc, rxq, n, ops) \ 125 bus_dmamap_sync((sc)->sc_dmat, (rxq)->rxq_desc_mem.gdm_map, \ 126 (n) * sizeof((rxq)->rxq_descs[0]), sizeof((rxq)->rxq_descs[0]), \ 127 (ops)) 128 #define GE_RXDPRESYNC(sc, rxq, n) \ 129 GE_RXDSYNC(sc, rxq, n, BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE) 130 #define GE_RXDPOSTSYNC(sc, rxq, n) \ 131 GE_RXDSYNC(sc, rxq, n, BUS_DMASYNC_POSTREAD|BUS_DMASYNC_POSTWRITE) 132 133 #define GE_TXDSYNC(sc, txq, n, ops) \ 134 bus_dmamap_sync((sc)->sc_dmat, (txq)->txq_desc_mem.gdm_map, \ 135 (n) * sizeof((txq)->txq_descs[0]), sizeof((txq)->txq_descs[0]), \ 136 (ops)) 137 #define GE_TXDPRESYNC(sc, txq, n) \ 138 GE_TXDSYNC(sc, txq, n, BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE) 139 #define GE_TXDPOSTSYNC(sc, txq, n) \ 140 GE_TXDSYNC(sc, txq, n, BUS_DMASYNC_POSTREAD|BUS_DMASYNC_POSTWRITE) 141 142 #define STATIC 143 144 STATIC int gfe_match (struct device *, struct cfdata *, void *); 145 STATIC void gfe_attach (struct device *, struct device *, void *); 146 147 STATIC int gfe_dmamem_alloc(struct gfe_softc *, struct gfe_dmamem *, int, 148 size_t, int); 149 STATIC void gfe_dmamem_free(struct gfe_softc *, struct gfe_dmamem *); 150 151 STATIC int gfe_ifioctl (struct ifnet *, u_long, caddr_t); 152 STATIC void gfe_ifstart (struct ifnet *); 153 STATIC void gfe_ifwatchdog (struct ifnet *); 154 155 STATIC int gfe_mii_mediachange (struct ifnet *); 156 STATIC void gfe_mii_mediastatus (struct ifnet *, struct ifmediareq *); 157 STATIC int gfe_mii_read (struct device *, int, int); 158 STATIC void gfe_mii_write (struct device *, int, int, int); 159 STATIC void gfe_mii_statchg (struct device *); 160 161 STATIC void gfe_tick(void *arg); 162 163 STATIC void gfe_tx_restart(void *); 164 STATIC int gfe_tx_enqueue(struct gfe_softc *, enum gfe_txprio); 165 STATIC uint32_t gfe_tx_done(struct gfe_softc *, enum gfe_txprio, uint32_t); 166 STATIC void gfe_tx_cleanup(struct gfe_softc *, enum gfe_txprio, int); 167 STATIC int gfe_tx_start(struct gfe_softc *, enum gfe_txprio); 168 STATIC void gfe_tx_stop(struct gfe_softc *, enum gfe_whack_op); 169 170 STATIC void gfe_rx_cleanup(struct gfe_softc *, enum gfe_rxprio); 171 STATIC void gfe_rx_get(struct gfe_softc *, enum gfe_rxprio); 172 STATIC int gfe_rx_prime(struct gfe_softc *); 173 STATIC uint32_t gfe_rx_process(struct gfe_softc *, uint32_t, uint32_t); 174 STATIC int gfe_rx_rxqalloc(struct gfe_softc *, enum gfe_rxprio); 175 STATIC void gfe_rx_stop(struct gfe_softc *, enum gfe_whack_op); 176 177 STATIC int gfe_intr(void *); 178 179 STATIC int gfe_whack(struct gfe_softc *, enum gfe_whack_op); 180 181 STATIC int gfe_hash_compute(struct gfe_softc *, const uint8_t [ETHER_ADDR_LEN]); 182 STATIC int gfe_hash_entry_op(struct gfe_softc *, enum gfe_hash_op, 183 enum gfe_rxprio, const uint8_t [ETHER_ADDR_LEN]); 184 STATIC int gfe_hash_multichg(struct ethercom *, const struct ether_multi *, 185 u_long); 186 STATIC int gfe_hash_fill(struct gfe_softc *); 187 STATIC int gfe_hash_alloc(struct gfe_softc *); 188 189 /* Linkup to the rest of the kernel */ 190 CFATTACH_DECL(gfe, sizeof(struct gfe_softc), 191 gfe_match, gfe_attach, NULL, NULL); 192 193 extern struct cfdriver gfe_cd; 194 195 int 196 gfe_match(struct device *parent, struct cfdata *cf, void *aux) 197 { 198 struct gt_softc *gt = (struct gt_softc *) parent; 199 struct gt_attach_args *ga = aux; 200 uint8_t enaddr[6]; 201 202 if (!GT_ETHEROK(gt, ga, &gfe_cd)) 203 return 0; 204 205 if (gtget_macaddr(gt, ga->ga_unit, enaddr) < 0) 206 return 0; 207 208 if (enaddr[0] == 0 && enaddr[1] == 0 && enaddr[2] == 0 && 209 enaddr[3] == 0 && enaddr[4] == 0 && enaddr[5] == 0) 210 return 0; 211 212 return 1; 213 } 214 215 /* 216 * Attach this instance, and then all the sub-devices 217 */ 218 void 219 gfe_attach(struct device *parent, struct device *self, void *aux) 220 { 221 struct gt_attach_args * const ga = aux; 222 struct gt_softc * const gt = (struct gt_softc *) parent; 223 struct gfe_softc * const sc = (struct gfe_softc *) self; 224 struct ifnet * const ifp = &sc->sc_ec.ec_if; 225 uint32_t data; 226 uint8_t enaddr[6]; 227 int phyaddr; 228 uint32_t sdcr; 229 230 GT_ETHERFOUND(gt, ga); 231 232 sc->sc_gt_memt = ga->ga_memt; 233 sc->sc_gt_memh = ga->ga_memh; 234 sc->sc_dmat = ga->ga_dmat; 235 sc->sc_macno = ga->ga_unit; 236 237 if (bus_space_subregion(sc->sc_gt_memt, sc->sc_gt_memh, 238 ETH_BASE(sc->sc_macno), ETH_SIZE, &sc->sc_memh)) { 239 aprint_error(": failed to map registers\n"); 240 } 241 242 callout_init(&sc->sc_co); 243 244 data = bus_space_read_4(sc->sc_gt_memt, sc->sc_gt_memh, ETH_EPAR); 245 phyaddr = ETH_EPAR_PhyAD_GET(data, sc->sc_macno); 246 247 gtget_macaddr(gt, sc->sc_macno, enaddr); 248 249 sc->sc_pcr = GE_READ(sc, EPCR); 250 sc->sc_pcxr = GE_READ(sc, EPCXR); 251 sc->sc_intrmask = GE_READ(sc, EIMR) | ETH_IR_MIIPhySTC; 252 253 aprint_normal(": address %s", ether_sprintf(enaddr)); 254 255 #if defined(DEBUG) 256 aprint_normal(", pcr %#x, pcxr %#x", sc->sc_pcr, sc->sc_pcxr); 257 #endif 258 259 sc->sc_pcxr &= ~ETH_EPCXR_PRIOrx_Override; 260 if (sc->sc_dev.dv_cfdata->cf_flags & 1) { 261 aprint_normal(", phy %d (rmii)", phyaddr); 262 sc->sc_pcxr |= ETH_EPCXR_RMIIEn; 263 } else { 264 aprint_normal(", phy %d (mii)", phyaddr); 265 sc->sc_pcxr &= ~ETH_EPCXR_RMIIEn; 266 } 267 sc->sc_pcxr &= ~(3 << 14); 268 sc->sc_pcxr |= (ETH_EPCXR_MFL_1536 << 14); 269 270 if (sc->sc_pcr & ETH_EPCR_EN) { 271 int tries = 1000; 272 /* 273 * Abort transmitter and receiver and wait for them to quiese 274 */ 275 GE_WRITE(sc, ESDCMR, ETH_ESDCMR_AR|ETH_ESDCMR_AT); 276 do { 277 delay(100); 278 } while (tries-- > 0 && (GE_READ(sc, ESDCMR) & (ETH_ESDCMR_AR|ETH_ESDCMR_AT))); 279 } 280 281 sc->sc_pcr &= ~(ETH_EPCR_EN | ETH_EPCR_RBM | ETH_EPCR_PM | ETH_EPCR_PBF); 282 283 #if defined(DEBUG) 284 aprint_normal(", pcr %#x, pcxr %#x", sc->sc_pcr, sc->sc_pcxr); 285 #endif 286 287 /* 288 * Now turn off the GT. If it didn't quiese, too ***ing bad. 289 */ 290 GE_WRITE(sc, EPCR, sc->sc_pcr); 291 GE_WRITE(sc, EIMR, sc->sc_intrmask); 292 sdcr = GE_READ(sc, ESDCR); 293 ETH_ESDCR_BSZ_SET(sdcr, ETH_ESDCR_BSZ_4); 294 sdcr |= ETH_ESDCR_RIFB; 295 GE_WRITE(sc, ESDCR, sdcr); 296 sc->sc_max_frame_length = 1536; 297 298 aprint_normal("\n"); 299 sc->sc_mii.mii_ifp = ifp; 300 sc->sc_mii.mii_readreg = gfe_mii_read; 301 sc->sc_mii.mii_writereg = gfe_mii_write; 302 sc->sc_mii.mii_statchg = gfe_mii_statchg; 303 304 ifmedia_init(&sc->sc_mii.mii_media, 0, gfe_mii_mediachange, 305 gfe_mii_mediastatus); 306 307 mii_attach(&sc->sc_dev, &sc->sc_mii, 0xffffffff, phyaddr, 308 MII_OFFSET_ANY, MIIF_NOISOLATE); 309 if (LIST_FIRST(&sc->sc_mii.mii_phys) == NULL) { 310 ifmedia_add(&sc->sc_mii.mii_media, IFM_ETHER|IFM_NONE, 0, NULL); 311 ifmedia_set(&sc->sc_mii.mii_media, IFM_ETHER|IFM_NONE); 312 } else { 313 ifmedia_set(&sc->sc_mii.mii_media, IFM_ETHER|IFM_AUTO); 314 } 315 316 strcpy(ifp->if_xname, sc->sc_dev.dv_xname); 317 ifp->if_softc = sc; 318 /* ifp->if_mowner = &sc->sc_mowner; */ 319 ifp->if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST; 320 #if 0 321 ifp->if_flags |= IFF_DEBUG; 322 #endif 323 ifp->if_ioctl = gfe_ifioctl; 324 ifp->if_start = gfe_ifstart; 325 ifp->if_watchdog = gfe_ifwatchdog; 326 327 if_attach(ifp); 328 ether_ifattach(ifp, enaddr); 329 #if NBPFILTER > 0 330 bpfattach(ifp, DLT_EN10MB, sizeof(struct ether_header)); 331 #endif 332 #if NRND > 0 333 rnd_attach_source(&sc->sc_rnd_source, self->dv_xname, RND_TYPE_NET, 0); 334 #endif 335 intr_establish(IRQ_ETH0 + sc->sc_macno, IST_LEVEL, IPL_NET, 336 gfe_intr, sc); 337 } 338 339 int 340 gfe_dmamem_alloc(struct gfe_softc *sc, struct gfe_dmamem *gdm, int maxsegs, 341 size_t size, int flags) 342 { 343 int error = 0; 344 GE_FUNC_ENTER(sc, "gfe_dmamem_alloc"); 345 gdm->gdm_size = size; 346 gdm->gdm_maxsegs = maxsegs; 347 348 flags |= BUS_DMA_COHERENT; 349 350 error = bus_dmamem_alloc(sc->sc_dmat, gdm->gdm_size, PAGE_SIZE, 351 gdm->gdm_size, gdm->gdm_segs, gdm->gdm_maxsegs, &gdm->gdm_nsegs, 352 BUS_DMA_NOWAIT); 353 if (error) 354 goto fail; 355 356 error = bus_dmamem_map(sc->sc_dmat, gdm->gdm_segs, gdm->gdm_nsegs, 357 gdm->gdm_size, &gdm->gdm_kva, flags | BUS_DMA_NOWAIT); 358 if (error) 359 goto fail; 360 361 error = bus_dmamap_create(sc->sc_dmat, gdm->gdm_size, gdm->gdm_nsegs, 362 gdm->gdm_size, 0, BUS_DMA_ALLOCNOW|BUS_DMA_NOWAIT, &gdm->gdm_map); 363 if (error) 364 goto fail; 365 366 error = bus_dmamap_load(sc->sc_dmat, gdm->gdm_map, gdm->gdm_kva, 367 gdm->gdm_size, NULL, BUS_DMA_NOWAIT); 368 if (error) 369 goto fail; 370 371 /* invalidate from cache */ 372 bus_dmamap_sync(sc->sc_dmat, gdm->gdm_map, 0, gdm->gdm_size, 373 BUS_DMASYNC_PREREAD); 374 fail: 375 if (error) { 376 gfe_dmamem_free(sc, gdm); 377 GE_DPRINTF(sc, (":err=%d", error)); 378 } 379 GE_DPRINTF(sc, (":kva=%p/%#x,map=%p,nsegs=%d,pa=%x/%x", 380 gdm->gdm_kva, gdm->gdm_size, gdm->gdm_map, gdm->gdm_map->dm_nsegs, 381 gdm->gdm_map->dm_segs->ds_addr, gdm->gdm_map->dm_segs->ds_len)); 382 GE_FUNC_EXIT(sc, ""); 383 return error; 384 } 385 386 void 387 gfe_dmamem_free(struct gfe_softc *sc, struct gfe_dmamem *gdm) 388 { 389 GE_FUNC_ENTER(sc, "gfe_dmamem_free"); 390 if (gdm->gdm_map) 391 bus_dmamap_destroy(sc->sc_dmat, gdm->gdm_map); 392 if (gdm->gdm_kva) 393 bus_dmamem_unmap(sc->sc_dmat, gdm->gdm_kva, gdm->gdm_size); 394 if (gdm->gdm_nsegs > 0) 395 bus_dmamem_free(sc->sc_dmat, gdm->gdm_segs, gdm->gdm_nsegs); 396 gdm->gdm_map = NULL; 397 gdm->gdm_kva = NULL; 398 gdm->gdm_nsegs = 0; 399 GE_FUNC_EXIT(sc, ""); 400 } 401 402 int 403 gfe_ifioctl(struct ifnet *ifp, u_long cmd, caddr_t data) 404 { 405 struct gfe_softc * const sc = ifp->if_softc; 406 struct ifreq *ifr = (struct ifreq *) data; 407 struct ifaddr *ifa = (struct ifaddr *) data; 408 int s, error = 0; 409 410 GE_FUNC_ENTER(sc, "gfe_ifioctl"); 411 s = splnet(); 412 413 switch (cmd) { 414 case SIOCSIFADDR: 415 ifp->if_flags |= IFF_UP; 416 switch (ifa->ifa_addr->sa_family) { 417 #ifdef INET 418 case AF_INET: 419 error = gfe_whack(sc, GE_WHACK_START); 420 if (error == 0) 421 arp_ifinit(ifp, ifa); 422 break; 423 #endif 424 default: 425 error = gfe_whack(sc, GE_WHACK_START); 426 break; 427 } 428 break; 429 430 case SIOCSIFFLAGS: 431 switch (ifp->if_flags & (IFF_UP|IFF_RUNNING)) { 432 case IFF_UP|IFF_RUNNING:/* active->active, update */ 433 error = gfe_whack(sc, GE_WHACK_CHANGE); 434 break; 435 case IFF_RUNNING: /* not up, so we stop */ 436 error = gfe_whack(sc, GE_WHACK_STOP); 437 break; 438 case IFF_UP: /* not running, so we start */ 439 error = gfe_whack(sc, GE_WHACK_START); 440 break; 441 case 0: /* idle->idle: do nothing */ 442 break; 443 } 444 break; 445 446 case SIOCADDMULTI: 447 case SIOCDELMULTI: 448 error = (cmd == SIOCADDMULTI) 449 ? ether_addmulti(ifr, &sc->sc_ec) 450 : ether_delmulti(ifr, &sc->sc_ec); 451 if (error == ENETRESET) { 452 if (ifp->if_flags & IFF_RUNNING) 453 error = gfe_whack(sc, GE_WHACK_CHANGE); 454 else 455 error = 0; 456 } 457 break; 458 459 case SIOCSIFMTU: 460 if (ifr->ifr_mtu > ETHERMTU || ifr->ifr_mtu < ETHERMIN) { 461 error = EINVAL; 462 break; 463 } 464 ifp->if_mtu = ifr->ifr_mtu; 465 break; 466 467 case SIOCSIFMEDIA: 468 case SIOCGIFMEDIA: 469 error = ifmedia_ioctl(ifp, ifr, &sc->sc_mii.mii_media, cmd); 470 break; 471 472 default: 473 error = EINVAL; 474 break; 475 } 476 splx(s); 477 GE_FUNC_EXIT(sc, ""); 478 return error; 479 } 480 481 void 482 gfe_ifstart(struct ifnet *ifp) 483 { 484 struct gfe_softc * const sc = ifp->if_softc; 485 struct mbuf *m; 486 487 GE_FUNC_ENTER(sc, "gfe_ifstart"); 488 489 if ((ifp->if_flags & IFF_RUNNING) == 0) { 490 GE_FUNC_EXIT(sc, "$"); 491 return; 492 } 493 494 if (sc->sc_txq[GE_TXPRIO_HI] == NULL) { 495 ifp->if_flags |= IFF_OACTIVE; 496 #if defined(DEBUG) || defined(DIAGNOSTIC) 497 printf("%s: ifstart: txq not yet created\n", ifp->if_xname); 498 #endif 499 GE_FUNC_EXIT(sc, ""); 500 return; 501 } 502 503 for (;;) { 504 IF_DEQUEUE(&ifp->if_snd, m); 505 if (m == NULL) { 506 ifp->if_flags &= ~IFF_OACTIVE; 507 GE_FUNC_EXIT(sc, ""); 508 return; 509 } 510 511 /* 512 * No space in the pending queue? try later. 513 */ 514 if (IF_QFULL(&sc->sc_txq[GE_TXPRIO_HI]->txq_pendq)) 515 break; 516 517 /* 518 * Try to enqueue a mbuf to the device. If that fails, we 519 * can always try to map the next mbuf. 520 */ 521 IF_ENQUEUE(&sc->sc_txq[GE_TXPRIO_HI]->txq_pendq, m); 522 GE_DPRINTF(sc, (">")); 523 #ifndef GE_NOTX 524 (void) gfe_tx_enqueue(sc, GE_TXPRIO_HI); 525 #endif 526 } 527 528 /* 529 * Attempt to queue the mbuf for send failed. 530 */ 531 IF_PREPEND(&ifp->if_snd, m); 532 ifp->if_flags |= IFF_OACTIVE; 533 GE_FUNC_EXIT(sc, "%%"); 534 } 535 536 void 537 gfe_ifwatchdog(struct ifnet *ifp) 538 { 539 struct gfe_softc * const sc = ifp->if_softc; 540 struct gfe_txqueue *txq; 541 542 GE_FUNC_ENTER(sc, "gfe_ifwatchdog"); 543 printf("%s: device timeout", sc->sc_dev.dv_xname); 544 if ((txq = sc->sc_txq[GE_TXPRIO_HI]) != NULL) { 545 uint32_t curtxdnum = (bus_space_read_4(sc->sc_gt_memt, sc->sc_gt_memh, txq->txq_ectdp) - txq->txq_desc_busaddr) / sizeof(txq->txq_descs[0]); 546 GE_TXDPOSTSYNC(sc, txq, txq->txq_fi); 547 GE_TXDPOSTSYNC(sc, txq, curtxdnum); 548 printf(" (fi=%d(%#x),lo=%d,cur=%d(%#x),icm=%#x) ", 549 txq->txq_fi, txq->txq_descs[txq->txq_fi].ed_cmdsts, 550 txq->txq_lo, curtxdnum, txq->txq_descs[curtxdnum].ed_cmdsts, 551 GE_READ(sc, EICR)); 552 GE_TXDPRESYNC(sc, txq, txq->txq_fi); 553 GE_TXDPRESYNC(sc, txq, curtxdnum); 554 } 555 printf("\n"); 556 ifp->if_oerrors++; 557 (void) gfe_whack(sc, GE_WHACK_RESTART); 558 GE_FUNC_EXIT(sc, ""); 559 } 560 561 int 563 gfe_rx_rxqalloc(struct gfe_softc *sc, enum gfe_rxprio rxprio) 564 { 565 struct gfe_rxqueue *rxq; 566 volatile struct gt_eth_desc *rxd; 567 const bus_dma_segment_t *ds; 568 int error; 569 int idx; 570 bus_addr_t nxtaddr; 571 bus_size_t boff; 572 573 GE_FUNC_ENTER(sc, "gfe_rx_rxqalloc"); 574 GE_DPRINTF(sc, ("(%d)", rxprio)); 575 if (sc->sc_rxq[rxprio] != NULL) { 576 GE_FUNC_EXIT(sc, ""); 577 return 0; 578 } 579 580 rxq = (struct gfe_rxqueue *) malloc(sizeof(*rxq), M_DEVBUF, M_NOWAIT); 581 if (rxq == NULL) { 582 GE_FUNC_EXIT(sc, "!"); 583 return ENOMEM; 584 } 585 586 memset(rxq, 0, sizeof(*rxq)); 587 588 error = gfe_dmamem_alloc(sc, &rxq->rxq_desc_mem, 1, 589 GE_RXDESC_MEMSIZE, BUS_DMA_NOCACHE); 590 if (error) { 591 free(rxq, M_DEVBUF); 592 GE_FUNC_EXIT(sc, "!!"); 593 return error; 594 } 595 error = gfe_dmamem_alloc(sc, &rxq->rxq_buf_mem, GE_RXBUF_NSEGS, 596 GE_RXBUF_MEMSIZE, 0); 597 if (error) { 598 gfe_dmamem_free(sc, &rxq->rxq_desc_mem); 599 free(rxq, M_DEVBUF); 600 GE_FUNC_EXIT(sc, "!!!"); 601 return error; 602 } 603 604 memset(rxq->rxq_desc_mem.gdm_kva, 0, GE_TXMEM_SIZE); 605 606 sc->sc_rxq[rxprio] = rxq; 607 rxq->rxq_descs = 608 (volatile struct gt_eth_desc *) rxq->rxq_desc_mem.gdm_kva; 609 rxq->rxq_desc_busaddr = rxq->rxq_desc_mem.gdm_map->dm_segs[0].ds_addr; 610 rxq->rxq_bufs = (struct gfe_rxbuf *) rxq->rxq_buf_mem.gdm_kva; 611 rxq->rxq_fi = 0; 612 rxq->rxq_active = GE_RXDESC_MAX; 613 for (idx = 0, rxd = rxq->rxq_descs, 614 boff = 0, ds = rxq->rxq_buf_mem.gdm_map->dm_segs, 615 nxtaddr = rxq->rxq_desc_busaddr + sizeof(*rxd); 616 idx < GE_RXDESC_MAX; 617 idx++, rxd++, nxtaddr += sizeof(*rxd)) { 618 rxd->ed_lencnt = htogt32(GE_RXBUF_SIZE << 16); 619 rxd->ed_cmdsts = htogt32(RX_CMD_F|RX_CMD_L|RX_CMD_O|RX_CMD_EI); 620 rxd->ed_bufptr = htogt32(ds->ds_addr + boff); 621 /* 622 * update the nxtptr to point to the next txd. 623 */ 624 if (idx == GE_RXDESC_MAX - 1) 625 nxtaddr = rxq->rxq_desc_busaddr; 626 rxd->ed_nxtptr = htogt32(nxtaddr); 627 boff += GE_RXBUF_SIZE; 628 if (boff == ds->ds_len) { 629 ds++; 630 boff = 0; 631 } 632 } 633 bus_dmamap_sync(sc->sc_dmat, rxq->rxq_desc_mem.gdm_map, 0, 634 rxq->rxq_desc_mem.gdm_map->dm_mapsize, 635 BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE); 636 bus_dmamap_sync(sc->sc_dmat, rxq->rxq_buf_mem.gdm_map, 0, 637 rxq->rxq_buf_mem.gdm_map->dm_mapsize, 638 BUS_DMASYNC_PREREAD); 639 640 rxq->rxq_intrbits = ETH_IR_RxBuffer|ETH_IR_RxError; 641 switch (rxprio) { 642 case GE_RXPRIO_HI: 643 rxq->rxq_intrbits |= ETH_IR_RxBuffer_3|ETH_IR_RxError_3; 644 rxq->rxq_efrdp = ETH_EFRDP3(sc->sc_macno); 645 rxq->rxq_ecrdp = ETH_ECRDP3(sc->sc_macno); 646 break; 647 case GE_RXPRIO_MEDHI: 648 rxq->rxq_intrbits |= ETH_IR_RxBuffer_2|ETH_IR_RxError_2; 649 rxq->rxq_efrdp = ETH_EFRDP2(sc->sc_macno); 650 rxq->rxq_ecrdp = ETH_ECRDP2(sc->sc_macno); 651 break; 652 case GE_RXPRIO_MEDLO: 653 rxq->rxq_intrbits |= ETH_IR_RxBuffer_1|ETH_IR_RxError_1; 654 rxq->rxq_efrdp = ETH_EFRDP1(sc->sc_macno); 655 rxq->rxq_ecrdp = ETH_ECRDP1(sc->sc_macno); 656 break; 657 case GE_RXPRIO_LO: 658 rxq->rxq_intrbits |= ETH_IR_RxBuffer_0|ETH_IR_RxError_0; 659 rxq->rxq_efrdp = ETH_EFRDP0(sc->sc_macno); 660 rxq->rxq_ecrdp = ETH_ECRDP0(sc->sc_macno); 661 break; 662 } 663 GE_FUNC_EXIT(sc, ""); 664 return error; 665 } 666 667 void 668 gfe_rx_get(struct gfe_softc *sc, enum gfe_rxprio rxprio) 669 { 670 struct ifnet * const ifp = &sc->sc_ec.ec_if; 671 struct gfe_rxqueue * const rxq = sc->sc_rxq[rxprio]; 672 struct mbuf *m = rxq->rxq_curpkt; 673 674 GE_FUNC_ENTER(sc, "gfe_rx_get"); 675 GE_DPRINTF(sc, ("(%d)", rxprio)); 676 677 while (rxq->rxq_active > 0) { 678 volatile struct gt_eth_desc *rxd = &rxq->rxq_descs[rxq->rxq_fi]; 679 struct gfe_rxbuf *rxb = &rxq->rxq_bufs[rxq->rxq_fi]; 680 const struct ether_header *eh; 681 unsigned int cmdsts; 682 size_t buflen; 683 684 GE_RXDPOSTSYNC(sc, rxq, rxq->rxq_fi); 685 cmdsts = gt32toh(rxd->ed_cmdsts); 686 GE_DPRINTF(sc, (":%d=%#x", rxq->rxq_fi, cmdsts)); 687 rxq->rxq_cmdsts = cmdsts; 688 /* 689 * Sometimes the GE "forgets" to reset the ownership bit. 690 * But if the length has been rewritten, the packet is ours 691 * so pretend the O bit is set. 692 */ 693 buflen = gt32toh(rxd->ed_lencnt) & 0xffff; 694 if ((cmdsts & RX_CMD_O) && buflen == 0) { 695 GE_RXDPRESYNC(sc, rxq, rxq->rxq_fi); 696 break; 697 } 698 699 /* 700 * If this is not a single buffer packet with no errors 701 * or for some reason it's bigger than our frame size, 702 * ignore it and go to the next packet. 703 */ 704 if ((cmdsts & (RX_CMD_F|RX_CMD_L|RX_STS_ES)) != 705 (RX_CMD_F|RX_CMD_L) || 706 buflen > sc->sc_max_frame_length) { 707 GE_DPRINTF(sc, ("!")); 708 --rxq->rxq_active; 709 ifp->if_ipackets++; 710 ifp->if_ierrors++; 711 goto give_it_back; 712 } 713 714 if (m == NULL) { 715 MGETHDR(m, M_DONTWAIT, MT_DATA); 716 if (m == NULL) { 717 GE_DPRINTF(sc, ("?")); 718 break; 719 } 720 } 721 if ((m->m_flags & M_EXT) == 0 && buflen > MHLEN - 2) { 722 MCLGET(m, M_DONTWAIT); 723 if ((m->m_flags & M_EXT) == 0) { 724 GE_DPRINTF(sc, ("?")); 725 break; 726 } 727 } 728 m->m_data += 2; 729 m->m_len = 0; 730 m->m_pkthdr.len = 0; 731 m->m_pkthdr.rcvif = ifp; 732 rxq->rxq_cmdsts = cmdsts; 733 --rxq->rxq_active; 734 735 bus_dmamap_sync(sc->sc_dmat, rxq->rxq_buf_mem.gdm_map, 736 rxq->rxq_fi * sizeof(*rxb), buflen, BUS_DMASYNC_POSTREAD); 737 738 KASSERT(m->m_len == 0 && m->m_pkthdr.len == 0); 739 memcpy(m->m_data + m->m_len, rxb->rb_data, buflen); 740 m->m_len = buflen; 741 m->m_pkthdr.len = buflen; 742 m->m_flags |= M_HASFCS; 743 744 ifp->if_ipackets++; 745 #if NBPFILTER > 0 746 if (ifp->if_bpf != NULL) 747 bpf_mtap(ifp->if_bpf, m); 748 #endif 749 750 eh = (const struct ether_header *) m->m_data; 751 if ((ifp->if_flags & IFF_PROMISC) || 752 (rxq->rxq_cmdsts & RX_STS_M) == 0 || 753 (rxq->rxq_cmdsts & RX_STS_HE) || 754 (eh->ether_dhost[0] & 1) != 0 || 755 memcmp(eh->ether_dhost, LLADDR(ifp->if_sadl), 756 ETHER_ADDR_LEN) == 0) { 757 (*ifp->if_input)(ifp, m); 758 m = NULL; 759 GE_DPRINTF(sc, (">")); 760 } else { 761 m->m_len = 0; 762 m->m_pkthdr.len = 0; 763 GE_DPRINTF(sc, ("+")); 764 } 765 rxq->rxq_cmdsts = 0; 766 767 give_it_back: 768 rxd->ed_lencnt &= ~0xffff; /* zero out length */ 769 rxd->ed_cmdsts = htogt32(RX_CMD_F|RX_CMD_L|RX_CMD_O|RX_CMD_EI); 770 #if 0 771 GE_DPRINTF(sc, ("([%d]->%08lx.%08lx.%08lx.%08lx)", 772 rxq->rxq_fi, 773 ((unsigned long *)rxd)[0], ((unsigned long *)rxd)[1], 774 ((unsigned long *)rxd)[2], ((unsigned long *)rxd)[3])); 775 #endif 776 GE_RXDPRESYNC(sc, rxq, rxq->rxq_fi); 777 if (++rxq->rxq_fi == GE_RXDESC_MAX) 778 rxq->rxq_fi = 0; 779 rxq->rxq_active++; 780 } 781 rxq->rxq_curpkt = m; 782 GE_FUNC_EXIT(sc, ""); 783 } 784 785 uint32_t 786 gfe_rx_process(struct gfe_softc *sc, uint32_t cause, uint32_t intrmask) 787 { 788 struct ifnet * const ifp = &sc->sc_ec.ec_if; 789 struct gfe_rxqueue *rxq; 790 uint32_t rxbits; 791 #define RXPRIO_DECODER 0xffffaa50 792 GE_FUNC_ENTER(sc, "gfe_rx_process"); 793 794 rxbits = ETH_IR_RxBuffer_GET(cause); 795 while (rxbits) { 796 enum gfe_rxprio rxprio = (RXPRIO_DECODER >> (rxbits * 2)) & 3; 797 GE_DPRINTF(sc, ("%1x", rxbits)); 798 rxbits &= ~(1 << rxprio); 799 gfe_rx_get(sc, rxprio); 800 } 801 802 rxbits = ETH_IR_RxError_GET(cause); 803 while (rxbits) { 804 enum gfe_rxprio rxprio = (RXPRIO_DECODER >> (rxbits * 2)) & 3; 805 uint32_t masks[(GE_RXDESC_MAX + 31) / 32]; 806 int idx; 807 rxbits &= ~(1 << rxprio); 808 rxq = sc->sc_rxq[rxprio]; 809 sc->sc_idlemask |= (rxq->rxq_intrbits & ETH_IR_RxBits); 810 intrmask &= ~(rxq->rxq_intrbits & ETH_IR_RxBits); 811 if ((sc->sc_tickflags & GE_TICK_RX_RESTART) == 0) { 812 sc->sc_tickflags |= GE_TICK_RX_RESTART; 813 callout_reset(&sc->sc_co, 1, gfe_tick, sc); 814 } 815 ifp->if_ierrors++; 816 GE_DPRINTF(sc, ("%s: rx queue %d filled at %u\n", 817 sc->sc_dev.dv_xname, rxprio, rxq->rxq_fi)); 818 memset(masks, 0, sizeof(masks)); 819 bus_dmamap_sync(sc->sc_dmat, rxq->rxq_desc_mem.gdm_map, 820 0, rxq->rxq_desc_mem.gdm_size, 821 BUS_DMASYNC_POSTREAD|BUS_DMASYNC_POSTWRITE); 822 for (idx = 0; idx < GE_RXDESC_MAX; idx++) { 823 volatile struct gt_eth_desc *rxd = &rxq->rxq_descs[idx]; 824 825 if (RX_CMD_O & gt32toh(rxd->ed_cmdsts)) 826 masks[idx/32] |= 1 << (idx & 31); 827 } 828 bus_dmamap_sync(sc->sc_dmat, rxq->rxq_desc_mem.gdm_map, 829 0, rxq->rxq_desc_mem.gdm_size, 830 BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE); 831 #if defined(DEBUG) 832 printf("%s: rx queue %d filled at %u=%#x(%#x/%#x)\n", 833 sc->sc_dev.dv_xname, rxprio, rxq->rxq_fi, 834 rxq->rxq_cmdsts, masks[0], masks[1]); 835 #endif 836 } 837 if ((intrmask & ETH_IR_RxBits) == 0) 838 intrmask &= ~(ETH_IR_RxBuffer|ETH_IR_RxError); 839 840 GE_FUNC_EXIT(sc, ""); 841 return intrmask; 842 } 843 844 int 845 gfe_rx_prime(struct gfe_softc *sc) 846 { 847 struct gfe_rxqueue *rxq; 848 int error; 849 850 GE_FUNC_ENTER(sc, "gfe_rx_prime"); 851 852 error = gfe_rx_rxqalloc(sc, GE_RXPRIO_HI); 853 if (error) 854 goto bail; 855 rxq = sc->sc_rxq[GE_RXPRIO_HI]; 856 if ((sc->sc_flags & GE_RXACTIVE) == 0) { 857 GE_WRITE(sc, EFRDP3, rxq->rxq_desc_busaddr); 858 GE_WRITE(sc, ECRDP3, rxq->rxq_desc_busaddr); 859 } 860 sc->sc_intrmask |= rxq->rxq_intrbits; 861 862 error = gfe_rx_rxqalloc(sc, GE_RXPRIO_MEDHI); 863 if (error) 864 goto bail; 865 if ((sc->sc_flags & GE_RXACTIVE) == 0) { 866 rxq = sc->sc_rxq[GE_RXPRIO_MEDHI]; 867 GE_WRITE(sc, EFRDP2, rxq->rxq_desc_busaddr); 868 GE_WRITE(sc, ECRDP2, rxq->rxq_desc_busaddr); 869 sc->sc_intrmask |= rxq->rxq_intrbits; 870 } 871 872 error = gfe_rx_rxqalloc(sc, GE_RXPRIO_MEDLO); 873 if (error) 874 goto bail; 875 if ((sc->sc_flags & GE_RXACTIVE) == 0) { 876 rxq = sc->sc_rxq[GE_RXPRIO_MEDLO]; 877 GE_WRITE(sc, EFRDP1, rxq->rxq_desc_busaddr); 878 GE_WRITE(sc, ECRDP1, rxq->rxq_desc_busaddr); 879 sc->sc_intrmask |= rxq->rxq_intrbits; 880 } 881 882 error = gfe_rx_rxqalloc(sc, GE_RXPRIO_LO); 883 if (error) 884 goto bail; 885 if ((sc->sc_flags & GE_RXACTIVE) == 0) { 886 rxq = sc->sc_rxq[GE_RXPRIO_LO]; 887 GE_WRITE(sc, EFRDP0, rxq->rxq_desc_busaddr); 888 GE_WRITE(sc, ECRDP0, rxq->rxq_desc_busaddr); 889 sc->sc_intrmask |= rxq->rxq_intrbits; 890 } 891 892 bail: 893 GE_FUNC_EXIT(sc, ""); 894 return error; 895 } 896 897 void 898 gfe_rx_cleanup(struct gfe_softc *sc, enum gfe_rxprio rxprio) 899 { 900 struct gfe_rxqueue *rxq = sc->sc_rxq[rxprio]; 901 GE_FUNC_ENTER(sc, "gfe_rx_cleanup"); 902 if (rxq == NULL) { 903 GE_FUNC_EXIT(sc, ""); 904 return; 905 } 906 907 if (rxq->rxq_curpkt) 908 m_freem(rxq->rxq_curpkt); 909 gfe_dmamem_free(sc, &rxq->rxq_desc_mem); 910 gfe_dmamem_free(sc, &rxq->rxq_buf_mem); 911 free(rxq, M_DEVBUF); 912 sc->sc_rxq[rxprio] = NULL; 913 GE_FUNC_EXIT(sc, ""); 914 } 915 916 void 917 gfe_rx_stop(struct gfe_softc *sc, enum gfe_whack_op op) 918 { 919 GE_FUNC_ENTER(sc, "gfe_rx_stop"); 920 sc->sc_flags &= ~GE_RXACTIVE; 921 sc->sc_idlemask &= ~(ETH_IR_RxBits|ETH_IR_RxBuffer|ETH_IR_RxError); 922 sc->sc_intrmask &= ~(ETH_IR_RxBits|ETH_IR_RxBuffer|ETH_IR_RxError); 923 GE_WRITE(sc, EIMR, sc->sc_intrmask); 924 GE_WRITE(sc, ESDCMR, ETH_ESDCMR_AR); 925 do { 926 delay(10); 927 } while (GE_READ(sc, ESDCMR) & ETH_ESDCMR_AR); 928 gfe_rx_cleanup(sc, GE_RXPRIO_HI); 929 gfe_rx_cleanup(sc, GE_RXPRIO_MEDHI); 930 gfe_rx_cleanup(sc, GE_RXPRIO_MEDLO); 931 gfe_rx_cleanup(sc, GE_RXPRIO_LO); 932 GE_FUNC_EXIT(sc, ""); 933 } 934 935 void 937 gfe_tick(void *arg) 938 { 939 struct gfe_softc * const sc = arg; 940 uint32_t intrmask; 941 unsigned int tickflags; 942 int s; 943 944 GE_FUNC_ENTER(sc, "gfe_tick"); 945 946 s = splnet(); 947 948 tickflags = sc->sc_tickflags; 949 sc->sc_tickflags = 0; 950 intrmask = sc->sc_intrmask; 951 if (tickflags & GE_TICK_TX_IFSTART) 952 gfe_ifstart(&sc->sc_ec.ec_if); 953 if (tickflags & GE_TICK_RX_RESTART) { 954 intrmask |= sc->sc_idlemask; 955 if (sc->sc_idlemask & (ETH_IR_RxBuffer_3|ETH_IR_RxError_3)) { 956 struct gfe_rxqueue *rxq = sc->sc_rxq[GE_RXPRIO_HI]; 957 rxq->rxq_fi = 0; 958 GE_WRITE(sc, EFRDP3, rxq->rxq_desc_busaddr); 959 GE_WRITE(sc, ECRDP3, rxq->rxq_desc_busaddr); 960 } 961 if (sc->sc_idlemask & (ETH_IR_RxBuffer_2|ETH_IR_RxError_2)) { 962 struct gfe_rxqueue *rxq = sc->sc_rxq[GE_RXPRIO_MEDHI]; 963 rxq->rxq_fi = 0; 964 GE_WRITE(sc, EFRDP2, rxq->rxq_desc_busaddr); 965 GE_WRITE(sc, ECRDP2, rxq->rxq_desc_busaddr); 966 } 967 if (sc->sc_idlemask & (ETH_IR_RxBuffer_1|ETH_IR_RxError_1)) { 968 struct gfe_rxqueue *rxq = sc->sc_rxq[GE_RXPRIO_MEDLO]; 969 rxq->rxq_fi = 0; 970 GE_WRITE(sc, EFRDP1, rxq->rxq_desc_busaddr); 971 GE_WRITE(sc, ECRDP1, rxq->rxq_desc_busaddr); 972 } 973 if (sc->sc_idlemask & (ETH_IR_RxBuffer_0|ETH_IR_RxError_0)) { 974 struct gfe_rxqueue *rxq = sc->sc_rxq[GE_RXPRIO_LO]; 975 rxq->rxq_fi = 0; 976 GE_WRITE(sc, EFRDP0, rxq->rxq_desc_busaddr); 977 GE_WRITE(sc, ECRDP0, rxq->rxq_desc_busaddr); 978 } 979 sc->sc_idlemask = 0; 980 } 981 if (intrmask != sc->sc_intrmask) { 982 sc->sc_intrmask = intrmask; 983 GE_WRITE(sc, EIMR, sc->sc_intrmask); 984 } 985 gfe_intr(sc); 986 splx(s); 987 988 GE_FUNC_EXIT(sc, ""); 989 } 990 991 int 992 gfe_tx_enqueue(struct gfe_softc *sc, enum gfe_txprio txprio) 993 { 994 const int dcache_line_size = curcpu()->ci_ci.dcache_line_size; 995 struct ifnet * const ifp = &sc->sc_ec.ec_if; 996 struct gfe_txqueue * const txq = sc->sc_txq[txprio]; 997 volatile struct gt_eth_desc * const txd = &txq->txq_descs[txq->txq_lo]; 998 uint32_t intrmask = sc->sc_intrmask; 999 size_t buflen; 1000 struct mbuf *m; 1001 1002 GE_FUNC_ENTER(sc, "gfe_tx_enqueue"); 1003 1004 /* 1005 * Anything in the pending queue to enqueue? if not, punt. 1006 * otherwise grab its dmamap. 1007 */ 1008 if ((m = txq->txq_pendq.ifq_head) == NULL) { 1009 GE_FUNC_EXIT(sc, "-"); 1010 return 0; 1011 } 1012 1013 /* 1014 * Have we [over]consumed our limit of descriptors? 1015 * Do we have enough free descriptors? 1016 */ 1017 if (GE_TXDESC_MAX == txq->txq_nactive + 2) { 1018 volatile struct gt_eth_desc * const txd2 = &txq->txq_descs[txq->txq_fi]; 1019 uint32_t cmdsts; 1020 size_t pktlen; 1021 GE_TXDPOSTSYNC(sc, txq, txq->txq_fi); 1022 cmdsts = gt32toh(txd2->ed_cmdsts); 1023 if (cmdsts & TX_CMD_O) { 1024 int nextin; 1025 /* 1026 * Sometime the Discovery forgets to update the 1027 * last descriptor. See if we own the descriptor 1028 * after it (since we know we've turned that to 1029 * the discovery and if we owned it, the Discovery 1030 * gave it back). If we do, we know the Discovery 1031 * gave back this one but forgot to mark it as ours. 1032 */ 1033 nextin = txq->txq_fi + 1; 1034 if (nextin == GE_TXDESC_MAX) 1035 nextin = 0; 1036 GE_TXDPOSTSYNC(sc, txq, nextin); 1037 if (gt32toh(txq->txq_descs[nextin].ed_cmdsts) & TX_CMD_O) { 1038 GE_TXDPRESYNC(sc, txq, txq->txq_fi); 1039 GE_TXDPRESYNC(sc, txq, nextin); 1040 GE_FUNC_EXIT(sc, "@"); 1041 return 0; 1042 } 1043 #ifdef DEBUG 1044 printf("%s: txenqueue: transmitter resynced at %d\n", 1045 sc->sc_dev.dv_xname, txq->txq_fi); 1046 #endif 1047 } 1048 if (++txq->txq_fi == GE_TXDESC_MAX) 1049 txq->txq_fi = 0; 1050 txq->txq_inptr = gt32toh(txd2->ed_bufptr) - txq->txq_buf_busaddr; 1051 pktlen = (gt32toh(txd2->ed_lencnt) >> 16) & 0xffff; 1052 txq->txq_inptr += roundup(pktlen, dcache_line_size); 1053 txq->txq_nactive--; 1054 1055 /* statistics */ 1056 ifp->if_opackets++; 1057 if (cmdsts & TX_STS_ES) 1058 ifp->if_oerrors++; 1059 GE_DPRINTF(sc, ("%%")); 1060 } 1061 1062 buflen = roundup(m->m_pkthdr.len, dcache_line_size); 1063 1064 /* 1065 * If this packet would wrap around the end of the buffer, reset back 1066 * to the beginning. 1067 */ 1068 if (txq->txq_outptr + buflen > GE_TXBUF_SIZE) { 1069 txq->txq_ei_gapcount += GE_TXBUF_SIZE - txq->txq_outptr; 1070 txq->txq_outptr = 0; 1071 } 1072 1073 /* 1074 * Make sure the output packet doesn't run over the beginning of 1075 * what we've already given the GT. 1076 */ 1077 if (txq->txq_nactive > 0 && txq->txq_outptr <= txq->txq_inptr && 1078 txq->txq_outptr + buflen > txq->txq_inptr) { 1079 intrmask |= txq->txq_intrbits & 1080 (ETH_IR_TxBufferHigh|ETH_IR_TxBufferLow); 1081 if (sc->sc_intrmask != intrmask) { 1082 sc->sc_intrmask = intrmask; 1083 GE_WRITE(sc, EIMR, sc->sc_intrmask); 1084 } 1085 GE_FUNC_EXIT(sc, "#"); 1086 return 0; 1087 } 1088 1089 /* 1090 * The end-of-list descriptor we put on last time is the starting point 1091 * for this packet. The GT is supposed to terminate list processing on 1092 * a NULL nxtptr but that currently is broken so a CPU-owned descriptor 1093 * must terminate the list. 1094 */ 1095 intrmask = sc->sc_intrmask; 1096 1097 m_copydata(m, 0, m->m_pkthdr.len, 1098 txq->txq_buf_mem.gdm_kva + txq->txq_outptr); 1099 bus_dmamap_sync(sc->sc_dmat, txq->txq_buf_mem.gdm_map, 1100 txq->txq_outptr, buflen, BUS_DMASYNC_PREWRITE); 1101 txd->ed_bufptr = htogt32(txq->txq_buf_busaddr + txq->txq_outptr); 1102 txd->ed_lencnt = htogt32(m->m_pkthdr.len << 16); 1103 GE_TXDPRESYNC(sc, txq, txq->txq_lo); 1104 1105 /* 1106 * Request a buffer interrupt every 2/3 of the way thru the transmit 1107 * buffer. 1108 */ 1109 txq->txq_ei_gapcount += buflen; 1110 if (txq->txq_ei_gapcount > 2 * GE_TXBUF_SIZE / 3) { 1111 txd->ed_cmdsts = htogt32(TX_CMD_FIRST|TX_CMD_LAST|TX_CMD_EI); 1112 txq->txq_ei_gapcount = 0; 1113 } else { 1114 txd->ed_cmdsts = htogt32(TX_CMD_FIRST|TX_CMD_LAST); 1115 } 1116 #if 0 1117 GE_DPRINTF(sc, ("([%d]->%08lx.%08lx.%08lx.%08lx)", txq->txq_lo, 1118 ((unsigned long *)txd)[0], ((unsigned long *)txd)[1], 1119 ((unsigned long *)txd)[2], ((unsigned long *)txd)[3])); 1120 #endif 1121 GE_TXDPRESYNC(sc, txq, txq->txq_lo); 1122 1123 txq->txq_outptr += buflen; 1124 /* 1125 * Tell the SDMA engine to "Fetch!" 1126 */ 1127 GE_WRITE(sc, ESDCMR, 1128 txq->txq_esdcmrbits & (ETH_ESDCMR_TXDH|ETH_ESDCMR_TXDL)); 1129 1130 GE_DPRINTF(sc, ("(%d)", txq->txq_lo)); 1131 1132 /* 1133 * Update the last out appropriately. 1134 */ 1135 txq->txq_nactive++; 1136 if (++txq->txq_lo == GE_TXDESC_MAX) 1137 txq->txq_lo = 0; 1138 1139 /* 1140 * Move mbuf from the pending queue to the snd queue. 1141 */ 1142 IF_DEQUEUE(&txq->txq_pendq, m); 1143 #if NBPFILTER > 0 1144 if (ifp->if_bpf != NULL) 1145 bpf_mtap(ifp->if_bpf, m); 1146 #endif 1147 m_freem(m); 1148 ifp->if_flags &= ~IFF_OACTIVE; 1149 1150 /* 1151 * Since we have put an item into the packet queue, we now want 1152 * an interrupt when the transmit queue finishes processing the 1153 * list. But only update the mask if needs changing. 1154 */ 1155 intrmask |= txq->txq_intrbits & (ETH_IR_TxEndHigh|ETH_IR_TxEndLow); 1156 if (sc->sc_intrmask != intrmask) { 1157 sc->sc_intrmask = intrmask; 1158 GE_WRITE(sc, EIMR, sc->sc_intrmask); 1159 } 1160 if (ifp->if_timer == 0) 1161 ifp->if_timer = 5; 1162 GE_FUNC_EXIT(sc, "*"); 1163 return 1; 1164 } 1165 1166 uint32_t 1167 gfe_tx_done(struct gfe_softc *sc, enum gfe_txprio txprio, uint32_t intrmask) 1168 { 1169 struct gfe_txqueue * const txq = sc->sc_txq[txprio]; 1170 struct ifnet * const ifp = &sc->sc_ec.ec_if; 1171 1172 GE_FUNC_ENTER(sc, "gfe_tx_done"); 1173 1174 if (txq == NULL) { 1175 GE_FUNC_EXIT(sc, ""); 1176 return intrmask; 1177 } 1178 1179 while (txq->txq_nactive > 0) { 1180 const int dcache_line_size = curcpu()->ci_ci.dcache_line_size; 1181 volatile struct gt_eth_desc *txd = &txq->txq_descs[txq->txq_fi]; 1182 uint32_t cmdsts; 1183 size_t pktlen; 1184 1185 GE_TXDPOSTSYNC(sc, txq, txq->txq_fi); 1186 if ((cmdsts = gt32toh(txd->ed_cmdsts)) & TX_CMD_O) { 1187 int nextin; 1188 1189 if (txq->txq_nactive == 1) { 1190 GE_TXDPRESYNC(sc, txq, txq->txq_fi); 1191 GE_FUNC_EXIT(sc, ""); 1192 return intrmask; 1193 } 1194 /* 1195 * Sometimes the Discovery forgets to update the 1196 * ownership bit in the descriptor. See if we own the 1197 * descriptor after it (since we know we've turned 1198 * that to the Discovery and if we own it now then the 1199 * Discovery gave it back). If we do, we know the 1200 * Discovery gave back this one but forgot to mark it 1201 * as ours. 1202 */ 1203 nextin = txq->txq_fi + 1; 1204 if (nextin == GE_TXDESC_MAX) 1205 nextin = 0; 1206 GE_TXDPOSTSYNC(sc, txq, nextin); 1207 if (gt32toh(txq->txq_descs[nextin].ed_cmdsts) & TX_CMD_O) { 1208 GE_TXDPRESYNC(sc, txq, txq->txq_fi); 1209 GE_TXDPRESYNC(sc, txq, nextin); 1210 GE_FUNC_EXIT(sc, ""); 1211 return intrmask; 1212 } 1213 #ifdef DEBUG 1214 printf("%s: txdone: transmitter resynced at %d\n", 1215 sc->sc_dev.dv_xname, txq->txq_fi); 1216 #endif 1217 } 1218 #if 0 1219 GE_DPRINTF(sc, ("([%d]<-%08lx.%08lx.%08lx.%08lx)", 1220 txq->txq_lo, 1221 ((unsigned long *)txd)[0], ((unsigned long *)txd)[1], 1222 ((unsigned long *)txd)[2], ((unsigned long *)txd)[3])); 1223 #endif 1224 GE_DPRINTF(sc, ("(%d)", txq->txq_fi)); 1225 if (++txq->txq_fi == GE_TXDESC_MAX) 1226 txq->txq_fi = 0; 1227 txq->txq_inptr = gt32toh(txd->ed_bufptr) - txq->txq_buf_busaddr; 1228 pktlen = (gt32toh(txd->ed_lencnt) >> 16) & 0xffff; 1229 bus_dmamap_sync(sc->sc_dmat, txq->txq_buf_mem.gdm_map, 1230 txq->txq_inptr, pktlen, BUS_DMASYNC_POSTWRITE); 1231 txq->txq_inptr += roundup(pktlen, dcache_line_size); 1232 1233 /* statistics */ 1234 ifp->if_opackets++; 1235 if (cmdsts & TX_STS_ES) 1236 ifp->if_oerrors++; 1237 1238 /* txd->ed_bufptr = 0; */ 1239 1240 ifp->if_timer = 5; 1241 --txq->txq_nactive; 1242 } 1243 if (txq->txq_nactive != 0) 1244 panic("%s: transmit fifo%d empty but active count (%d) > 0!", 1245 sc->sc_dev.dv_xname, txprio, txq->txq_nactive); 1246 ifp->if_timer = 0; 1247 intrmask &= ~(txq->txq_intrbits & (ETH_IR_TxEndHigh|ETH_IR_TxEndLow)); 1248 intrmask &= ~(txq->txq_intrbits & (ETH_IR_TxBufferHigh|ETH_IR_TxBufferLow)); 1249 GE_FUNC_EXIT(sc, ""); 1250 return intrmask; 1251 } 1252 1253 int 1254 gfe_tx_start(struct gfe_softc *sc, enum gfe_txprio txprio) 1255 { 1256 struct gfe_txqueue *txq; 1257 volatile struct gt_eth_desc *txd; 1258 unsigned int i; 1259 bus_addr_t addr; 1260 1261 GE_FUNC_ENTER(sc, "gfe_tx_start"); 1262 1263 sc->sc_intrmask &= ~(ETH_IR_TxEndHigh|ETH_IR_TxBufferHigh| 1264 ETH_IR_TxEndLow |ETH_IR_TxBufferLow); 1265 1266 if ((txq = sc->sc_txq[txprio]) == NULL) { 1267 int error; 1268 txq = (struct gfe_txqueue *) malloc(sizeof(*txq), 1269 M_DEVBUF, M_NOWAIT); 1270 if (txq == NULL) { 1271 GE_FUNC_EXIT(sc, ""); 1272 return ENOMEM; 1273 } 1274 memset(txq, 0, sizeof(*txq)); 1275 error = gfe_dmamem_alloc(sc, &txq->txq_desc_mem, 1, 1276 GE_TXMEM_SIZE, BUS_DMA_NOCACHE); 1277 if (error) { 1278 free(txq, M_DEVBUF); 1279 GE_FUNC_EXIT(sc, ""); 1280 return error; 1281 } 1282 error = gfe_dmamem_alloc(sc, &txq->txq_buf_mem, 1, 1283 GE_TXBUF_SIZE, 0); 1284 if (error) { 1285 gfe_dmamem_free(sc, &txq->txq_desc_mem); 1286 free(txq, M_DEVBUF); 1287 GE_FUNC_EXIT(sc, ""); 1288 return error; 1289 } 1290 sc->sc_txq[txprio] = txq; 1291 } 1292 1293 txq->txq_descs = 1294 (volatile struct gt_eth_desc *) txq->txq_desc_mem.gdm_kva; 1295 txq->txq_desc_busaddr = txq->txq_desc_mem.gdm_map->dm_segs[0].ds_addr; 1296 txq->txq_buf_busaddr = txq->txq_buf_mem.gdm_map->dm_segs[0].ds_addr; 1297 1298 txq->txq_pendq.ifq_maxlen = 10; 1299 txq->txq_ei_gapcount = 0; 1300 txq->txq_nactive = 0; 1301 txq->txq_fi = 0; 1302 txq->txq_lo = 0; 1303 txq->txq_inptr = GE_TXBUF_SIZE; 1304 txq->txq_outptr = 0; 1305 for (i = 0, txd = txq->txq_descs, 1306 addr = txq->txq_desc_busaddr + sizeof(*txd); 1307 i < GE_TXDESC_MAX - 1; 1308 i++, txd++, addr += sizeof(*txd)) { 1309 /* 1310 * update the nxtptr to point to the next txd. 1311 */ 1312 txd->ed_cmdsts = 0; 1313 txd->ed_nxtptr = htogt32(addr); 1314 } 1315 txq->txq_descs[GE_TXDESC_MAX-1].ed_nxtptr = 1316 htogt32(txq->txq_desc_busaddr); 1317 bus_dmamap_sync(sc->sc_dmat, txq->txq_desc_mem.gdm_map, 0, 1318 GE_TXMEM_SIZE, BUS_DMASYNC_PREREAD|BUS_DMASYNC_PREWRITE); 1319 1320 switch (txprio) { 1321 case GE_TXPRIO_HI: 1322 txq->txq_intrbits = ETH_IR_TxEndHigh|ETH_IR_TxBufferHigh; 1323 txq->txq_esdcmrbits = ETH_ESDCMR_TXDH; 1324 txq->txq_epsrbits = ETH_EPSR_TxHigh; 1325 txq->txq_ectdp = ETH_ECTDP1(sc->sc_macno); 1326 GE_WRITE(sc, ECTDP1, txq->txq_desc_busaddr); 1327 break; 1328 1329 case GE_TXPRIO_LO: 1330 txq->txq_intrbits = ETH_IR_TxEndLow|ETH_IR_TxBufferLow; 1331 txq->txq_esdcmrbits = ETH_ESDCMR_TXDL; 1332 txq->txq_epsrbits = ETH_EPSR_TxLow; 1333 txq->txq_ectdp = ETH_ECTDP0(sc->sc_macno); 1334 GE_WRITE(sc, ECTDP0, txq->txq_desc_busaddr); 1335 break; 1336 1337 case GE_TXPRIO_NONE: 1338 break; 1339 } 1340 #if 0 1341 GE_DPRINTF(sc, ("(ectdp=%#x", txq->txq_ectdp)); 1342 gt_write(sc->sc_dev.dv_parent, txq->txq_ectdp, txq->txq_desc_busaddr); 1343 GE_DPRINTF(sc, (")")); 1344 #endif 1345 1346 /* 1347 * If we are restarting, there may be packets in the pending queue 1348 * waiting to be enqueued. Try enqueuing packets from both priority 1349 * queues until the pending queue is empty or there no room for them 1350 * on the device. 1351 */ 1352 while (gfe_tx_enqueue(sc, txprio)) 1353 continue; 1354 1355 GE_FUNC_EXIT(sc, ""); 1356 return 0; 1357 } 1358 1359 void 1360 gfe_tx_cleanup(struct gfe_softc *sc, enum gfe_txprio txprio, int flush) 1361 { 1362 struct gfe_txqueue * const txq = sc->sc_txq[txprio]; 1363 1364 GE_FUNC_ENTER(sc, "gfe_tx_cleanup"); 1365 if (txq == NULL) { 1366 GE_FUNC_EXIT(sc, ""); 1367 return; 1368 } 1369 1370 if (!flush) { 1371 GE_FUNC_EXIT(sc, ""); 1372 return; 1373 } 1374 1375 gfe_dmamem_free(sc, &txq->txq_desc_mem); 1376 gfe_dmamem_free(sc, &txq->txq_buf_mem); 1377 free(txq, M_DEVBUF); 1378 sc->sc_txq[txprio] = NULL; 1379 GE_FUNC_EXIT(sc, "-F"); 1380 } 1381 1382 void 1383 gfe_tx_stop(struct gfe_softc *sc, enum gfe_whack_op op) 1384 { 1385 GE_FUNC_ENTER(sc, "gfe_tx_stop"); 1386 1387 GE_WRITE(sc, ESDCMR, ETH_ESDCMR_STDH|ETH_ESDCMR_STDL); 1388 1389 sc->sc_intrmask = gfe_tx_done(sc, GE_TXPRIO_HI, sc->sc_intrmask); 1390 sc->sc_intrmask = gfe_tx_done(sc, GE_TXPRIO_LO, sc->sc_intrmask); 1391 sc->sc_intrmask &= ~(ETH_IR_TxEndHigh|ETH_IR_TxBufferHigh| 1392 ETH_IR_TxEndLow |ETH_IR_TxBufferLow); 1393 1394 gfe_tx_cleanup(sc, GE_TXPRIO_HI, op == GE_WHACK_STOP); 1395 gfe_tx_cleanup(sc, GE_TXPRIO_LO, op == GE_WHACK_STOP); 1396 1397 sc->sc_ec.ec_if.if_timer = 0; 1398 GE_FUNC_EXIT(sc, ""); 1399 } 1400 1401 int 1403 gfe_intr(void *arg) 1404 { 1405 struct gfe_softc * const sc = arg; 1406 uint32_t cause; 1407 uint32_t intrmask = sc->sc_intrmask; 1408 int claim = 0; 1409 int cnt; 1410 1411 GE_FUNC_ENTER(sc, "gfe_intr"); 1412 1413 for (cnt = 0; cnt < 4; cnt++) { 1414 if (sc->sc_intrmask != intrmask) { 1415 sc->sc_intrmask = intrmask; 1416 GE_WRITE(sc, EIMR, sc->sc_intrmask); 1417 } 1418 cause = GE_READ(sc, EICR); 1419 cause &= sc->sc_intrmask; 1420 GE_DPRINTF(sc, (".%#x", cause)); 1421 if (cause == 0) 1422 break; 1423 1424 claim = 1; 1425 1426 GE_WRITE(sc, EICR, ~cause); 1427 #ifndef GE_NORX 1428 if (cause & (ETH_IR_RxBuffer|ETH_IR_RxError)) 1429 intrmask = gfe_rx_process(sc, cause, intrmask); 1430 #endif 1431 1432 #ifndef GE_NOTX 1433 if (cause & (ETH_IR_TxBufferHigh|ETH_IR_TxEndHigh)) 1434 intrmask = gfe_tx_done(sc, GE_TXPRIO_HI, intrmask); 1435 if (cause & (ETH_IR_TxBufferLow|ETH_IR_TxEndLow)) 1436 intrmask = gfe_tx_done(sc, GE_TXPRIO_LO, intrmask); 1437 #endif 1438 if (cause & ETH_IR_MIIPhySTC) { 1439 sc->sc_flags |= GE_PHYSTSCHG; 1440 /* intrmask &= ~ETH_IR_MIIPhySTC; */ 1441 } 1442 } 1443 1444 GE_FUNC_EXIT(sc, ""); 1445 return claim; 1446 } 1447 1448 int 1450 gfe_mii_mediachange (struct ifnet *ifp) 1451 { 1452 struct gfe_softc *sc = ifp->if_softc; 1453 1454 if (ifp->if_flags & IFF_UP) 1455 mii_mediachg(&sc->sc_mii); 1456 1457 return (0); 1458 } 1459 void 1460 gfe_mii_mediastatus (struct ifnet *ifp, struct ifmediareq *ifmr) 1461 { 1462 struct gfe_softc *sc = ifp->if_softc; 1463 1464 if (sc->sc_flags & GE_PHYSTSCHG) { 1465 sc->sc_flags &= ~GE_PHYSTSCHG; 1466 mii_pollstat(&sc->sc_mii); 1467 } 1468 ifmr->ifm_status = sc->sc_mii.mii_media_status; 1469 ifmr->ifm_active = sc->sc_mii.mii_media_active; 1470 } 1471 1472 int 1473 gfe_mii_read (struct device *self, int phy, int reg) 1474 { 1475 return gt_mii_read(self, self->dv_parent, phy, reg); 1476 } 1477 1478 void 1479 gfe_mii_write (struct device *self, int phy, int reg, int value) 1480 { 1481 gt_mii_write(self, self->dv_parent, phy, reg, value); 1482 } 1483 1484 void 1485 gfe_mii_statchg (struct device *self) 1486 { 1487 /* struct gfe_softc *sc = (struct gfe_softc *) self; */ 1488 /* do nothing? */ 1489 } 1490 1491 int 1493 gfe_whack(struct gfe_softc *sc, enum gfe_whack_op op) 1494 { 1495 int error = 0; 1496 GE_FUNC_ENTER(sc, "gfe_whack"); 1497 1498 switch (op) { 1499 case GE_WHACK_RESTART: 1500 #ifndef GE_NOTX 1501 gfe_tx_stop(sc, op); 1502 #endif 1503 /* sc->sc_ec.ec_if.if_flags &= ~IFF_RUNNING; */ 1504 /* FALLTHROUGH */ 1505 case GE_WHACK_START: 1506 #ifndef GE_NOHASH 1507 if (error == 0 && sc->sc_hashtable == NULL) { 1508 error = gfe_hash_alloc(sc); 1509 if (error) 1510 break; 1511 } 1512 if (op != GE_WHACK_RESTART) 1513 gfe_hash_fill(sc); 1514 #endif 1515 #ifndef GE_NORX 1516 if (op != GE_WHACK_RESTART) { 1517 error = gfe_rx_prime(sc); 1518 if (error) 1519 break; 1520 } 1521 #endif 1522 #ifndef GE_NOTX 1523 error = gfe_tx_start(sc, GE_TXPRIO_HI); 1524 if (error) 1525 break; 1526 #endif 1527 sc->sc_ec.ec_if.if_flags |= IFF_RUNNING; 1528 GE_WRITE(sc, EPCR, sc->sc_pcr | ETH_EPCR_EN); 1529 GE_WRITE(sc, EPCXR, sc->sc_pcxr); 1530 GE_WRITE(sc, EICR, 0); 1531 GE_WRITE(sc, EIMR, sc->sc_intrmask); 1532 #ifndef GE_NOHASH 1533 GE_WRITE(sc, EHTPR, sc->sc_hash_mem.gdm_map->dm_segs->ds_addr); 1534 #endif 1535 #ifndef GE_NORX 1536 GE_WRITE(sc, ESDCMR, ETH_ESDCMR_ERD); 1537 sc->sc_flags |= GE_RXACTIVE; 1538 #endif 1539 /* FALLTHROUGH */ 1540 case GE_WHACK_CHANGE: 1541 GE_DPRINTF(sc, ("(pcr=%#x,imr=%#x)", 1542 GE_READ(sc, EPCR), GE_READ(sc, EIMR))); 1543 GE_WRITE(sc, EPCR, sc->sc_pcr | ETH_EPCR_EN); 1544 GE_WRITE(sc, EIMR, sc->sc_intrmask); 1545 gfe_ifstart(&sc->sc_ec.ec_if); 1546 GE_DPRINTF(sc, ("(ectdp0=%#x, ectdp1=%#x)", 1547 GE_READ(sc, ECTDP0), GE_READ(sc, ECTDP1))); 1548 GE_FUNC_EXIT(sc, ""); 1549 return error; 1550 case GE_WHACK_STOP: 1551 break; 1552 } 1553 1554 #ifdef GE_DEBUG 1555 if (error) 1556 GE_DPRINTF(sc, (" failed: %d\n", error)); 1557 #endif 1558 GE_WRITE(sc, EPCR, sc->sc_pcr); 1559 GE_WRITE(sc, EIMR, 0); 1560 sc->sc_ec.ec_if.if_flags &= ~IFF_RUNNING; 1561 #ifndef GE_NOTX 1562 gfe_tx_stop(sc, GE_WHACK_STOP); 1563 #endif 1564 #ifndef GE_NORX 1565 gfe_rx_stop(sc, GE_WHACK_STOP); 1566 #endif 1567 #ifndef GE_NOHASH 1568 gfe_dmamem_free(sc, &sc->sc_hash_mem); 1569 sc->sc_hashtable = NULL; 1570 #endif 1571 1572 GE_FUNC_EXIT(sc, ""); 1573 return error; 1574 } 1575 1576 int 1578 gfe_hash_compute(struct gfe_softc *sc, const uint8_t eaddr[ETHER_ADDR_LEN]) 1579 { 1580 uint32_t w0, add0, add1; 1581 uint32_t result; 1582 1583 GE_FUNC_ENTER(sc, "gfe_hash_compute"); 1584 add0 = ((uint32_t) eaddr[5] << 0) | 1585 ((uint32_t) eaddr[4] << 8) | 1586 ((uint32_t) eaddr[3] << 16); 1587 1588 add0 = ((add0 & 0x00f0f0f0) >> 4) | ((add0 & 0x000f0f0f) << 4); 1589 add0 = ((add0 & 0x00cccccc) >> 2) | ((add0 & 0x00333333) << 2); 1590 add0 = ((add0 & 0x00aaaaaa) >> 1) | ((add0 & 0x00555555) << 1); 1591 1592 add1 = ((uint32_t) eaddr[2] << 0) | 1593 ((uint32_t) eaddr[1] << 8) | 1594 ((uint32_t) eaddr[0] << 16); 1595 1596 add1 = ((add1 & 0x00f0f0f0) >> 4) | ((add1 & 0x000f0f0f) << 4); 1597 add1 = ((add1 & 0x00cccccc) >> 2) | ((add1 & 0x00333333) << 2); 1598 add1 = ((add1 & 0x00aaaaaa) >> 1) | ((add1 & 0x00555555) << 1); 1599 1600 GE_DPRINTF(sc, ("%s=", ether_sprintf(eaddr))); 1601 /* 1602 * hashResult is the 15 bits Hash entry address. 1603 * ethernetADD is a 48 bit number, which is derived from the Ethernet 1604 * MAC address, by nibble swapping in every byte (i.e MAC address 1605 * of 0x123456789abc translates to ethernetADD of 0x21436587a9cb). 1606 */ 1607 1608 if ((sc->sc_pcr & ETH_EPCR_HM) == 0) { 1609 /* 1610 * hashResult[14:0] = hashFunc0(ethernetADD[47:0]) 1611 * 1612 * hashFunc0 calculates the hashResult in the following manner: 1613 * hashResult[ 8:0] = ethernetADD[14:8,1,0] 1614 * XOR ethernetADD[23:15] XOR ethernetADD[32:24] 1615 */ 1616 result = (add0 & 3) | ((add0 >> 6) & ~3); 1617 result ^= (add0 >> 15) ^ (add1 >> 0); 1618 result &= 0x1ff; 1619 /* 1620 * hashResult[14:9] = ethernetADD[7:2] 1621 */ 1622 result |= (add0 & ~3) << 7; /* excess bits will be masked */ 1623 GE_DPRINTF(sc, ("0(%#x)", result & 0x7fff)); 1624 } else { 1625 #define TRIBITFLIP 073516240 /* yes its in octal */ 1626 /* 1627 * hashResult[14:0] = hashFunc1(ethernetADD[47:0]) 1628 * 1629 * hashFunc1 calculates the hashResult in the following manner: 1630 * hashResult[08:00] = ethernetADD[06:14] 1631 * XOR ethernetADD[15:23] XOR ethernetADD[24:32] 1632 */ 1633 w0 = ((add0 >> 6) ^ (add0 >> 15) ^ (add1)) & 0x1ff; 1634 /* 1635 * Now bitswap those 9 bits 1636 */ 1637 result = 0; 1638 result |= ((TRIBITFLIP >> (((w0 >> 0) & 7) * 3)) & 7) << 6; 1639 result |= ((TRIBITFLIP >> (((w0 >> 3) & 7) * 3)) & 7) << 3; 1640 result |= ((TRIBITFLIP >> (((w0 >> 6) & 7) * 3)) & 7) << 0; 1641 1642 /* 1643 * hashResult[14:09] = ethernetADD[00:05] 1644 */ 1645 result |= ((TRIBITFLIP >> (((add0 >> 0) & 7) * 3)) & 7) << 12; 1646 result |= ((TRIBITFLIP >> (((add0 >> 3) & 7) * 3)) & 7) << 9; 1647 GE_DPRINTF(sc, ("1(%#x)", result)); 1648 } 1649 GE_FUNC_EXIT(sc, ""); 1650 return result & ((sc->sc_pcr & ETH_EPCR_HS_512) ? 0x7ff : 0x7fff); 1651 } 1652 1653 int 1654 gfe_hash_entry_op(struct gfe_softc *sc, enum gfe_hash_op op, 1655 enum gfe_rxprio prio, const uint8_t eaddr[ETHER_ADDR_LEN]) 1656 { 1657 uint64_t he; 1658 uint64_t *maybe_he_p = NULL; 1659 int limit; 1660 int hash; 1661 int maybe_hash = 0; 1662 1663 GE_FUNC_ENTER(sc, "gfe_hash_entry_op"); 1664 1665 hash = gfe_hash_compute(sc, eaddr); 1666 1667 if (sc->sc_hashtable == NULL) { 1668 panic("%s:%d: hashtable == NULL!", sc->sc_dev.dv_xname, 1669 __LINE__); 1670 } 1671 1672 /* 1673 * Assume we are going to insert so create the hash entry we 1674 * are going to insert. We also use it to match entries we 1675 * will be removing. 1676 */ 1677 he = ((uint64_t) eaddr[5] << 43) | 1678 ((uint64_t) eaddr[4] << 35) | 1679 ((uint64_t) eaddr[3] << 27) | 1680 ((uint64_t) eaddr[2] << 19) | 1681 ((uint64_t) eaddr[1] << 11) | 1682 ((uint64_t) eaddr[0] << 3) | 1683 HSH_PRIO_INS(prio) | HSH_V | HSH_R; 1684 1685 /* 1686 * The GT will search upto 12 entries for a hit, so we must mimic that. 1687 */ 1688 hash &= sc->sc_hashmask / sizeof(he); 1689 for (limit = HSH_LIMIT; limit > 0 ; --limit) { 1690 /* 1691 * Does the GT wrap at the end, stop at the, or overrun the 1692 * end? Assume it wraps for now. Stash a copy of the 1693 * current hash entry. 1694 */ 1695 uint64_t *he_p = &sc->sc_hashtable[hash]; 1696 uint64_t thishe = *he_p; 1697 1698 /* 1699 * If the hash entry isn't valid, that break the chain. And 1700 * this entry a good candidate for reuse. 1701 */ 1702 if ((thishe & HSH_V) == 0) { 1703 maybe_he_p = he_p; 1704 break; 1705 } 1706 1707 /* 1708 * If the hash entry has the same address we are looking for 1709 * then ... if we are removing and the skip bit is set, its 1710 * already been removed. if are adding and the skip bit is 1711 * clear, then its already added. In either return EBUSY 1712 * indicating the op has already been done. Otherwise flip 1713 * the skip bit and return 0. 1714 */ 1715 if (((he ^ thishe) & HSH_ADDR_MASK) == 0) { 1716 if (((op == GE_HASH_REMOVE) && (thishe & HSH_S)) || 1717 ((op == GE_HASH_ADD) && (thishe & HSH_S) == 0)) 1718 return EBUSY; 1719 *he_p = thishe ^ HSH_S; 1720 bus_dmamap_sync(sc->sc_dmat, sc->sc_hash_mem.gdm_map, 1721 hash * sizeof(he), sizeof(he), 1722 BUS_DMASYNC_PREWRITE); 1723 GE_FUNC_EXIT(sc, "^"); 1724 return 0; 1725 } 1726 1727 /* 1728 * If we haven't found a slot for the entry and this entry 1729 * is currently being skipped, return this entry. 1730 */ 1731 if (maybe_he_p == NULL && (thishe & HSH_S)) { 1732 maybe_he_p = he_p; 1733 maybe_hash = hash; 1734 } 1735 1736 hash = (hash + 1) & (sc->sc_hashmask / sizeof(he)); 1737 } 1738 1739 /* 1740 * If we got here, then there was no entry to remove. 1741 */ 1742 if (op == GE_HASH_REMOVE) { 1743 GE_FUNC_EXIT(sc, "?"); 1744 return ENOENT; 1745 } 1746 1747 /* 1748 * If we couldn't find a slot, return an error. 1749 */ 1750 if (maybe_he_p == NULL) { 1751 GE_FUNC_EXIT(sc, "!"); 1752 return ENOSPC; 1753 } 1754 1755 /* Update the entry. 1756 */ 1757 *maybe_he_p = he; 1758 bus_dmamap_sync(sc->sc_dmat, sc->sc_hash_mem.gdm_map, 1759 maybe_hash * sizeof(he), sizeof(he), BUS_DMASYNC_PREWRITE); 1760 GE_FUNC_EXIT(sc, "+"); 1761 return 0; 1762 } 1763 1764 int 1765 gfe_hash_multichg(struct ethercom *ec, const struct ether_multi *enm, u_long cmd) 1766 { 1767 struct gfe_softc * const sc = ec->ec_if.if_softc; 1768 int error; 1769 enum gfe_hash_op op; 1770 enum gfe_rxprio prio; 1771 1772 GE_FUNC_ENTER(sc, "hash_multichg"); 1773 /* 1774 * Is this a wildcard entry? If so and its being removed, recompute. 1775 */ 1776 if (memcmp(enm->enm_addrlo, enm->enm_addrhi, ETHER_ADDR_LEN) != 0) { 1777 if (cmd == SIOCDELMULTI) { 1778 GE_FUNC_EXIT(sc, ""); 1779 return ENETRESET; 1780 } 1781 1782 /* 1783 * Switch in 1784 */ 1785 sc->sc_flags |= GE_ALLMULTI; 1786 if ((sc->sc_pcr & ETH_EPCR_PM) == 0) { 1787 sc->sc_pcr |= ETH_EPCR_PM; 1788 GE_WRITE(sc, EPCR, sc->sc_pcr); 1789 GE_FUNC_EXIT(sc, ""); 1790 return 0; 1791 } 1792 GE_FUNC_EXIT(sc, ""); 1793 return ENETRESET; 1794 } 1795 1796 prio = GE_RXPRIO_MEDLO; 1797 op = (cmd == SIOCDELMULTI ? GE_HASH_REMOVE : GE_HASH_ADD); 1798 1799 if (sc->sc_hashtable == NULL) { 1800 GE_FUNC_EXIT(sc, ""); 1801 return 0; 1802 } 1803 1804 error = gfe_hash_entry_op(sc, op, prio, enm->enm_addrlo); 1805 if (error == EBUSY) { 1806 printf("%s: multichg: tried to %s %s again\n", 1807 sc->sc_dev.dv_xname, 1808 cmd == SIOCDELMULTI ? "remove" : "add", 1809 ether_sprintf(enm->enm_addrlo)); 1810 GE_FUNC_EXIT(sc, ""); 1811 return 0; 1812 } 1813 1814 if (error == ENOENT) { 1815 printf("%s: multichg: failed to remove %s: not in table\n", 1816 sc->sc_dev.dv_xname, 1817 ether_sprintf(enm->enm_addrlo)); 1818 GE_FUNC_EXIT(sc, ""); 1819 return 0; 1820 } 1821 1822 if (error == ENOSPC) { 1823 printf("%s: multichg: failed to add %s: no space; regenerating table\n", 1824 sc->sc_dev.dv_xname, 1825 ether_sprintf(enm->enm_addrlo)); 1826 GE_FUNC_EXIT(sc, ""); 1827 return ENETRESET; 1828 } 1829 GE_DPRINTF(sc, ("%s: multichg: %s: %s succeeded\n", 1830 sc->sc_dev.dv_xname, 1831 cmd == SIOCDELMULTI ? "remove" : "add", 1832 ether_sprintf(enm->enm_addrlo))); 1833 GE_FUNC_EXIT(sc, ""); 1834 return 0; 1835 } 1836 1837 int 1838 gfe_hash_fill(struct gfe_softc *sc) 1839 { 1840 struct ether_multistep step; 1841 struct ether_multi *enm; 1842 int error; 1843 1844 GE_FUNC_ENTER(sc, "gfe_hash_fill"); 1845 1846 error = gfe_hash_entry_op(sc, GE_HASH_ADD, GE_RXPRIO_HI, 1847 LLADDR(sc->sc_ec.ec_if.if_sadl)); 1848 if (error) 1849 GE_FUNC_EXIT(sc, "!"); 1850 return error; 1851 1852 sc->sc_flags &= ~GE_ALLMULTI; 1853 if ((sc->sc_ec.ec_if.if_flags & IFF_PROMISC) == 0) 1854 sc->sc_pcr &= ~ETH_EPCR_PM; 1855 ETHER_FIRST_MULTI(step, &sc->sc_ec, enm); 1856 while (enm != NULL) { 1857 if (memcmp(enm->enm_addrlo, enm->enm_addrhi, ETHER_ADDR_LEN)) { 1858 sc->sc_flags |= GE_ALLMULTI; 1859 sc->sc_pcr |= ETH_EPCR_PM; 1860 } else { 1861 error = gfe_hash_entry_op(sc, GE_HASH_ADD, 1862 GE_RXPRIO_MEDLO, enm->enm_addrlo); 1863 if (error == ENOSPC) 1864 break; 1865 } 1866 ETHER_NEXT_MULTI(step, enm); 1867 } 1868 1869 GE_FUNC_EXIT(sc, ""); 1870 return error; 1871 } 1872 1873 int 1874 gfe_hash_alloc(struct gfe_softc *sc) 1875 { 1876 int error; 1877 GE_FUNC_ENTER(sc, "gfe_hash_alloc"); 1878 sc->sc_hashmask = (sc->sc_pcr & ETH_EPCR_HS_512 ? 16 : 256)*1024 - 1; 1879 error = gfe_dmamem_alloc(sc, &sc->sc_hash_mem, 1, sc->sc_hashmask + 1, 1880 BUS_DMA_NOCACHE); 1881 if (error) { 1882 printf("%s: failed to allocate %d bytes for hash table: %d\n", 1883 sc->sc_dev.dv_xname, sc->sc_hashmask + 1, error); 1884 GE_FUNC_EXIT(sc, ""); 1885 return error; 1886 } 1887 sc->sc_hashtable = (uint64_t *) sc->sc_hash_mem.gdm_kva; 1888 memset(sc->sc_hashtable, 0, sc->sc_hashmask + 1); 1889 bus_dmamap_sync(sc->sc_dmat, sc->sc_hash_mem.gdm_map, 1890 0, sc->sc_hashmask + 1, BUS_DMASYNC_PREWRITE); 1891 GE_FUNC_EXIT(sc, ""); 1892 return 0; 1893 } 1894
Indexes created Tue Sep 30 11:09:46 GMT 2025