Home | History | Annotate | Line # | Download | only in pci
alipm.c revision 1.9 
      1 /*	$NetBSD: alipm.c,v 1.9 2012/03/11 22:46:22 pgoyette Exp $ */
      2 /*	$OpenBSD: alipm.c,v 1.13 2007/05/03 12:19:01 dlg Exp $	*/
      3 
      4 /*
      5  * Copyright (c) 2005 Mark Kettenis
      6  *
      7  * Permission to use, copy, modify, and distribute this software for any
      8  * purpose with or without fee is hereby granted, provided that the above
      9  * copyright notice and this permission notice appear in all copies.
     10  *
     11  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
     12  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
     13  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
     14  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
     15  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
     16  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
     17  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
     18  */
     19 
     20 #include <sys/cdefs.h>
     21 __KERNEL_RCSID(0, "$NetBSD: alipm.c,v 1.9 2012/03/11 22:46:22 pgoyette Exp $");
     22 
     23 #include <sys/param.h>
     24 #include <sys/device.h>
     25 #include <sys/kernel.h>
     26 #include <sys/mutex.h>
     27 #include <sys/proc.h>
     28 #include <sys/systm.h>
     29 
     30 #include <dev/i2c/i2cvar.h>
     31 
     32 #include <dev/pci/pcidevs.h>
     33 #include <dev/pci/pcireg.h>
     34 #include <dev/pci/pcivar.h>
     35 
     36 /*
     37  * Acer Labs M7101 Power register definitions.
     38  */
     39 
     40 /* PCI configuration registers. */
     41 #define ALIPM_CONF	0xd0		/* general configuration */
     42 #define ALIPM_CONF_SMBEN	0x0400		/* enable SMBus */
     43 #define ALIPM_BASE	0xe0		/* ACPI and SMBus base address */
     44 #define ALIPM_SMB_HOSTC	0xf0		/* host configuration */
     45 #define ALIPM_SMB_HOSTC_HSTEN	0x00000001	/* enable host controller */
     46 #define ALIPM_SMB_HOSTC_CLOCK	0x00e00000	/* clock speed */
     47 #define ALIPM_SMB_HOSTC_149K	0x00000000	/* 149 KHz clock */
     48 #define ALIPM_SMB_HOSTC_74K	0x00200000	/*  74 KHz clock */
     49 #define ALIPM_SMB_HOSTC_37K	0x00400000	/*  37 KHz clock */
     50 #define ALIPM_SMB_HOSTC_223K	0x00800000	/* 223 KHz clock */
     51 #define ALIPM_SMB_HOSTC_111K	0x00a00000	/* 111 KHz clock */
     52 #define ALIPM_SMB_HOSTC_55K	0x00c00000	/*  55 KHz clock */
     53 
     54 #define ALIPM_SMB_SIZE		32	/* SMBus I/O space size */
     55 
     56 /* SMBus I/O registers */
     57 #define ALIPM_SMB_HS	0x00		/* host status */
     58 #define ALIPM_SMB_HS_IDLE	0x04
     59 #define ALIPM_SMB_HS_BUSY	0x08	/* running a command */
     60 #define ALIPM_SMB_HS_DONE	0x10	/* command completed */
     61 #define ALIPM_SMB_HS_DEVERR	0x20	/* command error */
     62 #define ALIPM_SMB_HS_BUSERR	0x40	/* transaction collision */
     63 #define ALIPM_SMB_HS_FAILED	0x80	/* failed bus transaction */
     64 #define ALIPM_SMB_HS_BITS \
     65   "\020\003IDLE\004BUSY\005DONE\006DEVERR\007BUSERR\010FAILED"
     66 #define ALIPM_SMB_HC	0x01		/* host control */
     67 #define ALIPM_SMB_HC_KILL	0x04		/* kill command */
     68 #define ALIPM_SMB_HC_RESET	0x08		/* reset bus */
     69 #define ALIPM_SMB_HC_CMD_QUICK	0x00		/* QUICK command */
     70 #define ALIPM_SMB_HC_CMD_BYTE	0x10		/* BYTE command */
     71 #define ALIPM_SMB_HC_CMD_BDATA	0x20		/* BYTE DATA command */
     72 #define ALIPM_SMB_HC_CMD_WDATA	0x30		/* WORD DATA command */
     73 #define ALIPM_SMB_HC_CMD_BLOCK 0x40		/* BLOCK command */
     74 #define ALIPM_SMB_START		0x02	/* start command */
     75 #define ALIPM_SMB_TXSLVA	0x03	/* transmit slave address */
     76 #define ALIPM_SMB_TXSLVA_READ	(1 << 0)	/* read direction */
     77 #define ALIPM_SMB_TXSLVA_ADDR(x) (((x) & 0x7f) << 1) /* 7-bit address */
     78 #define ALIPM_SMB_HD0		0x04	/* host data 0 */
     79 #define ALIPM_SMB_HD1		0x05	/* host data 1 */
     80 #define ALIPM_SMB_HBDB		0x06	/* host block data byte */
     81 #define ALIPM_SMB_HCMD		0x07	/* host command */
     82 
     83 /*
     84  * Newer chips have a more standard, but different PCI configuration
     85  * register layout.
     86  */
     87 
     88 #define ALIPM_SMB_BASE	0x14		/* SMBus base address */
     89 #define ALIPM_SMB_HOSTX	0xe0		/* host configuration */
     90 
     91 #ifdef ALIPM_DEBUG
     92 #define DPRINTF(x) printf x
     93 #else
     94 #define DPRINTF(x)
     95 #endif
     96 
     97 #define ALIPM_DELAY	100
     98 #define ALIPM_TIMEOUT	1
     99 
    100 struct alipm_softc {
    101 	struct device sc_dev;
    102 
    103 	bus_space_tag_t sc_iot;
    104 	bus_space_handle_t sc_ioh;
    105 
    106 	struct i2c_controller sc_smb_tag;
    107 	kmutex_t sc_smb_mutex;
    108 };
    109 
    110 static int	alipm_match(device_t, cfdata_t, void *);
    111 static void	alipm_attach(device_t, device_t, void *);
    112 
    113 int	alipm_smb_acquire_bus(void *, int);
    114 void	alipm_smb_release_bus(void *, int);
    115 int	alipm_smb_exec(void *, i2c_op_t, i2c_addr_t, const void *,
    116 	    size_t, void *, size_t, int);
    117 
    118 CFATTACH_DECL(alipm, sizeof(struct alipm_softc),
    119 	alipm_match, alipm_attach, NULL, NULL);
    120 
    121 static int
    122 alipm_match(device_t parent, cfdata_t match, void *aux)
    123 {
    124 	struct pci_attach_args *pa = aux;
    125 
    126 	if (PCI_VENDOR(pa->pa_id) == PCI_VENDOR_ALI &&
    127 	    (PCI_PRODUCT(pa->pa_id) == PCI_PRODUCT_ALI_M7101))
    128 		return (1);
    129 	return (0);
    130 }
    131 
    132 static void
    133 alipm_attach(device_t parent, device_t self, void *aux)
    134 {
    135 	struct alipm_softc *sc = device_private(self);
    136 	struct pci_attach_args *pa = aux;
    137 	struct i2cbus_attach_args iba;
    138 	pcireg_t iobase, reg;
    139 	bus_size_t iosize = ALIPM_SMB_SIZE;
    140 
    141 	/* Old chips don't have the PCI 2.2 Capabilities List. */
    142 	reg = pci_conf_read(pa->pa_pc, pa->pa_tag, PCI_COMMAND_STATUS_REG);
    143 	if ((reg & PCI_STATUS_CAPLIST_SUPPORT) == 0) {
    144 		/* Map I/O space */
    145 		iobase = pci_conf_read(pa->pa_pc, pa->pa_tag, ALIPM_BASE);
    146 		sc->sc_iot = pa->pa_iot;
    147 		if (iobase == 0 ||
    148 		    bus_space_map(sc->sc_iot, iobase >> 16,
    149 		    iosize, 0, &sc->sc_ioh)) {
    150 			aprint_error_dev(&sc->sc_dev, "can't map I/O space\n");
    151 			return;
    152 		}
    153 
    154 		reg = pci_conf_read(pa->pa_pc, pa->pa_tag, ALIPM_CONF);
    155 		if ((reg & ALIPM_CONF_SMBEN) == 0) {
    156 			aprint_error_dev(&sc->sc_dev, "SMBus disabled\n");
    157 			goto fail;
    158 		}
    159 
    160 		reg = pci_conf_read(pa->pa_pc, pa->pa_tag, ALIPM_SMB_HOSTC);
    161 		if ((reg & ALIPM_SMB_HOSTC_HSTEN) == 0) {
    162 			aprint_error_dev(&sc->sc_dev, "SMBus host disabled\n");
    163 			goto fail;
    164 		}
    165 	} else {
    166 		/* Map I/O space */
    167 		if (pci_mapreg_map(pa, ALIPM_SMB_BASE, PCI_MAPREG_TYPE_IO, 0,
    168 		    &sc->sc_iot, &sc->sc_ioh, NULL, &iosize)) {
    169 			aprint_error_dev(&sc->sc_dev, "can't map I/O space\n");
    170 			return;
    171 		}
    172 
    173 		reg = pci_conf_read(pa->pa_pc, pa->pa_tag, ALIPM_SMB_HOSTX);
    174 		if ((reg & ALIPM_SMB_HOSTC_HSTEN) == 0) {
    175 			aprint_error_dev(&sc->sc_dev, "SMBus host disabled\n");
    176 			goto fail;
    177 		}
    178 	}
    179 
    180 	switch (reg & ALIPM_SMB_HOSTC_CLOCK) {
    181 	case ALIPM_SMB_HOSTC_149K:
    182 		aprint_normal(": 149KHz clock\n");
    183 		break;
    184 	case ALIPM_SMB_HOSTC_74K:
    185 		aprint_normal(": 74KHz clock\n");
    186 		break;
    187 	case ALIPM_SMB_HOSTC_37K:
    188 		aprint_normal(": 37KHz clock\n");
    189 		break;
    190 	case ALIPM_SMB_HOSTC_223K:
    191 		aprint_normal(": 223KHz clock\n");
    192 		break;
    193 	case ALIPM_SMB_HOSTC_111K:
    194 		aprint_normal(": 111KHz clock\n");
    195 		break;
    196 	case ALIPM_SMB_HOSTC_55K:
    197 		aprint_normal(": 55KHz clock\n");
    198 		break;
    199 	default:
    200 		aprint_normal(" unknown clock speed\n");
    201 		break;
    202 	}
    203 	aprint_naive("\n");
    204 
    205 	/* Attach I2C bus */
    206 	mutex_init(&sc->sc_smb_mutex, MUTEX_DEFAULT, IPL_NONE);
    207 	sc->sc_smb_tag.ic_cookie = sc;
    208 	sc->sc_smb_tag.ic_acquire_bus = alipm_smb_acquire_bus;
    209 	sc->sc_smb_tag.ic_release_bus = alipm_smb_release_bus;
    210 	sc->sc_smb_tag.ic_exec = alipm_smb_exec;
    211 
    212 	memset(&iba, 0, sizeof iba);
    213 	iba.iba_tag = &sc->sc_smb_tag;
    214 	(void)config_found_ia(&sc->sc_dev, "i2cbus", &iba, iicbus_print);
    215 
    216 	return;
    217 
    218 fail:
    219 	bus_space_unmap(sc->sc_iot, sc->sc_ioh, iosize);
    220 }
    221 
    222 int
    223 alipm_smb_acquire_bus(void *cookie, int flags)
    224 {
    225 	struct alipm_softc *sc = cookie;
    226 
    227 	mutex_enter(&sc->sc_smb_mutex);
    228 	return 0;
    229 }
    230 
    231 void
    232 alipm_smb_release_bus(void *cookie, int flags)
    233 {
    234 	struct alipm_softc *sc = cookie;
    235 
    236 	mutex_exit(&sc->sc_smb_mutex);
    237 }
    238 
    239 int
    240 alipm_smb_exec(void *cookie, i2c_op_t op, i2c_addr_t addr,
    241     const void *cmdbuf, size_t cmdlen, void *buf, size_t len, int flags)
    242 {
    243 	struct alipm_softc *sc = cookie;
    244 	u_int8_t *b;
    245 	u_int8_t ctl, st;
    246 	int retries, error = 0;
    247 
    248 	DPRINTF(("%s: exec op %d, addr 0x%x, cmdlen %d, len %d, "
    249 	    "flags 0x%x\n", device_xname(&sc->sc_dev), op, addr, cmdlen,
    250 	    len, flags));
    251 
    252 	if (!I2C_OP_STOP_P(op) || cmdlen > 1 || len > 2 ||
    253 	    (cmdlen == 0 && len > 1))
    254 		return (EOPNOTSUPP);
    255 
    256 	/* Clear status bits */
    257 	bus_space_write_1(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HS,
    258 	    ALIPM_SMB_HS_DONE | ALIPM_SMB_HS_FAILED |
    259 	    ALIPM_SMB_HS_BUSERR | ALIPM_SMB_HS_DEVERR);
    260 	bus_space_barrier(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HS, 1,
    261 	    BUS_SPACE_BARRIER_READ | BUS_SPACE_BARRIER_WRITE);
    262 
    263 	/* Wait until bus is idle */
    264 	for (retries = 1000; retries > 0; retries--) {
    265 		st = bus_space_read_1(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HS);
    266 		bus_space_barrier(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HS, 1,
    267 		    BUS_SPACE_BARRIER_READ);
    268 		if (st & (ALIPM_SMB_HS_IDLE | ALIPM_SMB_HS_FAILED |
    269 		    ALIPM_SMB_HS_BUSERR | ALIPM_SMB_HS_DEVERR))
    270 			break;
    271 		DELAY(ALIPM_DELAY);
    272 	}
    273 	if (retries == 0) {
    274 		aprint_error_dev(&sc->sc_dev, "timeout st 0x%x\n", st);
    275 		return (ETIMEDOUT);
    276 	}
    277 	if (st & (ALIPM_SMB_HS_FAILED |
    278 	    ALIPM_SMB_HS_BUSERR | ALIPM_SMB_HS_DEVERR)) {
    279 		aprint_error_dev(&sc->sc_dev, "error st 0x%x\n", st);
    280 		return (EIO);
    281 	}
    282 
    283 	/* Set slave address and transfer direction. */
    284 	bus_space_write_1(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_TXSLVA,
    285 	    ALIPM_SMB_TXSLVA_ADDR(addr) |
    286 	    (I2C_OP_READ_P(op) ? ALIPM_SMB_TXSLVA_READ : 0));
    287 
    288 	if (cmdlen > 0)
    289 		/* Set command byte */
    290 		bus_space_write_1(sc->sc_iot, sc->sc_ioh,
    291 		     ALIPM_SMB_HCMD, ((const u_int8_t *)cmdbuf)[0]);
    292 
    293 	if (I2C_OP_WRITE_P(op)) {
    294 		/* Write data. */
    295 		b = buf;
    296 		if (cmdlen == 0 && len == 1)
    297 			bus_space_write_1(sc->sc_iot, sc->sc_ioh,
    298 			    ALIPM_SMB_HCMD, b[0]);
    299 		else if (len > 0)
    300 			bus_space_write_1(sc->sc_iot, sc->sc_ioh,
    301 			    ALIPM_SMB_HD0, b[0]);
    302 		if (len > 1)
    303 			bus_space_write_1(sc->sc_iot, sc->sc_ioh,
    304 			    ALIPM_SMB_HD1, b[1]);
    305 	}
    306 
    307 	/* Set SMBus command */
    308 	if (cmdlen == 0) {
    309 		if (len == 0)
    310 			ctl = ALIPM_SMB_HC_CMD_QUICK;
    311 		else
    312 			ctl = ALIPM_SMB_HC_CMD_BYTE;
    313 	} else if (len == 1)
    314 		ctl = ALIPM_SMB_HC_CMD_BDATA;
    315 	else
    316 		ctl = ALIPM_SMB_HC_CMD_WDATA;
    317 	bus_space_write_1(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HC, ctl);
    318 
    319 	/* Start transaction */
    320 	bus_space_barrier(sc->sc_iot, sc->sc_ioh, 0, ALIPM_SMB_SIZE,
    321 	    BUS_SPACE_BARRIER_WRITE);
    322 	bus_space_write_1(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_START, 0xff);
    323 	bus_space_barrier(sc->sc_iot, sc->sc_ioh, 0, ALIPM_SMB_SIZE,
    324 	    BUS_SPACE_BARRIER_READ | BUS_SPACE_BARRIER_WRITE);
    325 
    326 	/* Poll for completion */
    327 	DELAY(ALIPM_DELAY);
    328 	for (retries = 1000; retries > 0; retries--) {
    329 		st = bus_space_read_1(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HS);
    330 		bus_space_barrier(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HS, 1,
    331 		    BUS_SPACE_BARRIER_READ);
    332 		if (st & (ALIPM_SMB_HS_IDLE | ALIPM_SMB_HS_FAILED |
    333 		    ALIPM_SMB_HS_BUSERR | ALIPM_SMB_HS_DEVERR))
    334 			break;
    335 		DELAY(ALIPM_DELAY);
    336 	}
    337 	if (retries == 0) {
    338 		aprint_error_dev(&sc->sc_dev, "timeout st 0x%x, resetting\n",st);
    339 		bus_space_write_1(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HC,
    340 		    ALIPM_SMB_HC_RESET);
    341 		bus_space_barrier(sc->sc_iot, sc->sc_ioh, 0, ALIPM_SMB_SIZE,
    342 		     BUS_SPACE_BARRIER_READ | BUS_SPACE_BARRIER_WRITE);
    343 		st = bus_space_read_1(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HS);
    344 		bus_space_barrier(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HS, 1,
    345 		    BUS_SPACE_BARRIER_READ);
    346 		error = ETIMEDOUT;
    347 		goto done;
    348 	}
    349 
    350 	if ((st & ALIPM_SMB_HS_DONE) == 0) {
    351 		bus_space_write_1(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HC,
    352 		     ALIPM_SMB_HC_KILL);
    353 		bus_space_barrier(sc->sc_iot, sc->sc_ioh, 0, ALIPM_SMB_SIZE,
    354 		     BUS_SPACE_BARRIER_READ | BUS_SPACE_BARRIER_WRITE);
    355 		st = bus_space_read_1(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HS);
    356 		bus_space_barrier(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HS, 1,
    357 		    BUS_SPACE_BARRIER_READ);
    358 		if ((st & ALIPM_SMB_HS_FAILED) == 0)
    359 			aprint_error_dev(&sc->sc_dev, "error st 0x%x\n", st);
    360 	}
    361 
    362 	/* Check for errors */
    363 	if (st & (ALIPM_SMB_HS_FAILED |
    364 	    ALIPM_SMB_HS_BUSERR | ALIPM_SMB_HS_DEVERR)) {
    365 		error = EIO;
    366 		goto done;
    367 	}
    368 
    369 	if (I2C_OP_READ_P(op)) {
    370 		/* Read data */
    371 		b = buf;
    372 		if (len > 0) {
    373 			b[0] = bus_space_read_1(sc->sc_iot, sc->sc_ioh,
    374 			    ALIPM_SMB_HD0);
    375 			bus_space_barrier(sc->sc_iot, sc->sc_ioh,
    376 			    ALIPM_SMB_HD0, 1, BUS_SPACE_BARRIER_READ);
    377 		}
    378 		if (len > 1) {
    379 			b[1] = bus_space_read_1(sc->sc_iot, sc->sc_ioh,
    380 			    ALIPM_SMB_HD1);
    381 			bus_space_barrier(sc->sc_iot, sc->sc_ioh,
    382 			    ALIPM_SMB_HD1, 1, BUS_SPACE_BARRIER_READ);
    383 		}
    384 	}
    385 
    386 done:
    387 	/* Clear status bits */
    388 	bus_space_write_1(sc->sc_iot, sc->sc_ioh, ALIPM_SMB_HS, st);
    389 
    390 	return (error);
    391 }
    392