Home | History | Annotate | Line # | Download | only in bktr
bktr_reg.h revision 1.6
      1 /*	$NetBSD: bktr_reg.h,v 1.6 2000/09/03 02:01:32 wiz Exp $	*/
      2 
      3 /*
      4  * FreeBSD: src/sys/dev/bktr/bktr_reg.h,v 1.38 2000/06/26 09:41:32 roger Exp
      5  *
      6  * Copyright (c) 1999 Roger Hardiman
      7  * Copyright (c) 1998 Amancio Hasty
      8  * Copyright (c) 1995 Mark Tinguely and Jim Lowe
      9  * All rights reserved.
     10  *
     11  * Redistribution and use in source and binary forms, with or without
     12  * modification, are permitted provided that the following conditions
     13  * are met:
     14  * 1. Redistributions of source code must retain the above copyright
     15  *    notice, this list of conditions and the following disclaimer.
     16  * 2. Redistributions in binary form must reproduce the above copyright
     17  *    notice, this list of conditions and the following disclaimer in the
     18  *    documentation and/or other materials provided with the distribution.
     19  * 3. All advertising materials mentioning features or use of this software
     20  *    must display the following acknowledgement:
     21  *	This product includes software developed by Mark Tinguely and Jim Lowe
     22  * 4. The name of the author may not be used to endorse or promote products
     23  *    derived from this software without specific prior written permission.
     24  *
     25  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     26  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
     27  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
     28  * DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
     29  * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
     30  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
     31  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
     32  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
     33  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
     34  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     35  * POSSIBILITY OF SUCH DAMAGE.
     36  *
     37  */
     38 
     39 #ifdef __FreeBSD__
     40 #  if (__FreeBSD_version >= 310000)
     41 #    include <sys/bus.h>
     42 #    include "smbus.h"
     43 #  else
     44 #    define NSMBUS 0		/* FreeBSD before 3.1 does not have SMBUS */
     45 #  endif
     46 #else
     47 #  define NSMBUS 0		/* Non FreeBSD systems do not have SMBUS */
     48 #endif
     49 
     50 #ifdef __NetBSD__
     51 #include <machine/bus.h>		/* struct device */
     52 #include <sys/device.h>
     53 #include <sys/select.h>			/* struct selinfo */
     54 # ifdef DEBUG
     55 #  define	bootverbose 1
     56 # else
     57 #  define	bootverbose 0
     58 # endif
     59 #endif
     60 
     61 /*
     62  * The kernel options for the driver now all begin with BKTR.
     63  * Support the older kernel options on FreeBSD and OpenBSD.
     64  *
     65  */
     66 #if defined(__FreeBSD__) || defined(__OpenBSD__)
     67 #if defined(BROOKTREE_SYSTEM_DEFAULT)
     68 #define BKTR_SYSTEM_DEFAULT BROOKTREE_SYSTEM_DEFAULT
     69 #endif
     70 
     71 #if defined(OVERRIDE_CARD)
     72 #define BKTR_OVERRIDE_CARD OVERRIDE_CARD
     73 #endif
     74 
     75 #if defined(OVERRIDE_TUNER)
     76 #define BKTR_OVERRIDE_TUNER OVERRIDE_TUNER
     77 #endif
     78 
     79 #if defined(OVERRIDE_DBX)
     80 #define BKTR_OVERRIDE_DBX OVERRIDE_DBX
     81 #endif
     82 
     83 #if defined(OVERRIDE_MSP)
     84 #define BKTR_OVERRIDE_MSP OVERRIDE_MSP
     85 #endif
     86 
     87 #endif
     88 
     89 
     90 #ifndef PCI_LATENCY_TIMER
     91 #define	PCI_LATENCY_TIMER		0x0c	/* pci timer register */
     92 #endif
     93 
     94 /*
     95  * Definitions for the Brooktree 848/878 video capture to pci interface.
     96  */
     97 #ifdef __NetBSD__
     98 #include <dev/pci/pcidevs.h>
     99 #include <dev/pci/pcireg.h>
    100 #else
    101 #define PCI_VENDOR_SHIFT                        0
    102 #define PCI_VENDOR_MASK                         0xffff
    103 #define PCI_VENDOR(id) \
    104             (((id) >> PCI_VENDOR_SHIFT) & PCI_VENDOR_MASK)
    105 
    106 #define PCI_PRODUCT_SHIFT                       16
    107 #define PCI_PRODUCT_MASK                        0xffff
    108 #define PCI_PRODUCT(id) \
    109             (((id) >> PCI_PRODUCT_SHIFT) & PCI_PRODUCT_MASK)
    110 
    111 #define PCI_VENDOR_BROOKTREE    0x109e          /* Brooktree */
    112 /* Brooktree products */
    113 #define PCI_PRODUCT_BROOKTREE_BT848     0x0350          /* Bt848 Video
    114 							   Capture */
    115 #define PCI_PRODUCT_BROOKTREE_BT849     0x0351          /* Bt849 Video
    116 							   Capture */
    117 #define PCI_PRODUCT_BROOKTREE_BT878     0x036e          /* Bt878 Video
    118 							   Capture */
    119 #define PCI_PRODUCT_BROOKTREE_BT879     0x036f          /* Bt879 Video
    120 							   Capture */
    121 #endif
    122 
    123 #define BROOKTREE_848                   1
    124 #define BROOKTREE_848A                  2
    125 #define BROOKTREE_849A                  3
    126 #define BROOKTREE_878                   4
    127 #define BROOKTREE_879                   5
    128 
    129 typedef volatile u_int 	bregister_t;
    130 /*
    131  * if other persuasion endian, then compiler will probably require that
    132  * these next
    133  * macros be reversed
    134  */
    135 #define	BTBYTE(what)	bregister_t  what:8; int :24
    136 #define	BTWORD(what)	bregister_t  what:16; int: 16
    137 #define BTLONG(what)	bregister_t  what:32
    138 
    139 struct bt848_registers {
    140     BTBYTE (dstatus);		/* 0, 1,2,3 */
    141 #define BT848_DSTATUS_PRES		(1<<7)
    142 #define BT848_DSTATUS_HLOC		(1<<6)
    143 #define BT848_DSTATUS_FIELD		(1<<5)
    144 #define BT848_DSTATUS_NUML		(1<<4)
    145 #define BT848_DSTATUS_CSEL		(1<<3)
    146 #define BT848_DSTATUS_PLOCK		(1<<2)
    147 #define BT848_DSTATUS_LOF		(1<<1)
    148 #define BT848_DSTATUS_COF		(1<<0)
    149     BTBYTE (iform);		/* 4, 5,6,7 */
    150 #define BT848_IFORM_MUXSEL		(0x3<<5)
    151 # define BT848_IFORM_M_MUX1		(0x03<<5)
    152 # define BT848_IFORM_M_MUX0		(0x02<<5)
    153 # define BT848_IFORM_M_MUX2		(0x01<<5)
    154 # define BT848_IFORM_M_MUX3		(0x0)
    155 # define BT848_IFORM_M_RSVD		(0x00<<5)
    156 #define BT848_IFORM_XTSEL		(0x3<<3)
    157 # define BT848_IFORM_X_AUTO		(0x03<<3)
    158 # define BT848_IFORM_X_XT1		(0x02<<3)
    159 # define BT848_IFORM_X_XT0		(0x01<<3)
    160 # define BT848_IFORM_X_RSVD		(0x00<<3)
    161     BTBYTE (tdec);		/* 8, 9,a,b */
    162     BTBYTE (e_crop);		/* c, d,e,f */
    163     BTBYTE (e_vdelay_lo);	/* 10, 11,12,13 */
    164     BTBYTE (e_vactive_lo);	/* 14, 15,16,17 */
    165     BTBYTE (e_delay_lo);	/* 18, 19,1a,1b */
    166     BTBYTE (e_hactive_lo);	/* 1c, 1d,1e,1f */
    167     BTBYTE (e_hscale_hi);	/* 20, 21,22,23 */
    168     BTBYTE (e_hscale_lo);	/* 24, 25,26,27 */
    169     BTBYTE (bright);		/* 28, 29,2a,2b */
    170     BTBYTE (e_control);		/* 2c, 2d,2e,2f */
    171 #define BT848_E_CONTROL_LNOTCH		(1<<7)
    172 #define BT848_E_CONTROL_COMP		(1<<6)
    173 #define BT848_E_CONTROL_LDEC		(1<<5)
    174 #define BT848_E_CONTROL_CBSENSE		(1<<4)
    175 #define BT848_E_CONTROL_RSVD		(1<<3)
    176 #define BT848_E_CONTROL_CON_MSB		(1<<2)
    177 #define BT848_E_CONTROL_SAT_U_MSB	(1<<1)
    178 #define BT848_E_CONTROL_SAT_V_MSB	(1<<0)
    179     BTBYTE (contrast_lo);	/* 30, 31,32,33 */
    180     BTBYTE (sat_u_lo);		/* 34, 35,36,37 */
    181     BTBYTE (sat_v_lo);		/* 38, 39,3a,3b */
    182     BTBYTE (hue);		/* 3c, 3d,3e,3f */
    183     BTBYTE (e_scloop);		/* 40, 41,42,43 */
    184 #define BT848_E_SCLOOP_RSVD1		(1<<7)
    185 #define BT848_E_SCLOOP_CAGC		(1<<6)
    186 #define BT848_E_SCLOOP_CKILL		(1<<5)
    187 #define BT848_E_SCLOOP_HFILT		(0x3<<3)
    188 # define BT848_E_SCLOOP_HFILT_ICON	(0x3<<3)
    189 # define BT848_E_SCLOOP_HFILT_QCIF	(0x2<<3)
    190 # define BT848_E_SCLOOP_HFILT_CIF	(0x1<<3)
    191 # define BT848_E_SCLOOP_HFILT_AUTO	(0x0<<3)
    192 #define BT848_E_SCLOOP_RSVD0		(0x7<<0)
    193     int		:32;		/* 44, 45,46,47 */
    194     BTBYTE (oform);		/* 48, 49,4a,4b */
    195     BTBYTE (e_vscale_hi);	/* 4c, 4d,4e,4f */
    196     BTBYTE (e_vscale_lo);	/* 50, 51,52,53 */
    197     BTBYTE (test);		/* 54, 55,56,57 */
    198     int		:32;		/* 58, 59,5a,5b */
    199     int		:32;		/* 5c, 5d,5e,5f */
    200     BTLONG (adelay);		/* 60, 61,62,63 */
    201     BTBYTE (bdelay);		/* 64, 65,66,67 */
    202     BTBYTE (adc);		/* 68, 69,6a,6b */
    203 #define BT848_ADC_RESERVED		(0x80)	/* required pattern */
    204 #define BT848_ADC_SYNC_T		(1<<5)
    205 #define BT848_ADC_AGC_EN		(1<<4)
    206 #define BT848_ADC_CLK_SLEEP		(1<<3)
    207 #define BT848_ADC_Y_SLEEP		(1<<2)
    208 #define BT848_ADC_C_SLEEP		(1<<1)
    209 #define BT848_ADC_CRUSH			(1<<0)
    210     BTBYTE (e_vtc);		/* 6c, 6d,6e,6f */
    211     int		:32;		/* 70, 71,72,73 */
    212     int 	:32;		/* 74, 75,76,77 */
    213     int		:32;		/* 78, 79,7a,7b */
    214     BTLONG (sreset);		/* 7c, 7d,7e,7f */
    215     u_char 	filler1[0x84-0x80];
    216     BTBYTE (tgctrl);		/* 84, 85,86,87 */
    217 #define BT848_TGCTRL_TGCKI		(3<<3)
    218 #define BT848_TGCTRL_TGCKI_XTAL		(0<<3)
    219 #define BT848_TGCTRL_TGCKI_PLL		(1<<3)
    220 #define BT848_TGCTRL_TGCKI_GPCLK	(2<<3)
    221 #define BT848_TGCTRL_TGCKI_GPCLK_I	(3<<3)
    222     u_char 	filler[0x8c-0x88];
    223     BTBYTE (o_crop);		/* 8c, 8d,8e,8f */
    224     BTBYTE (o_vdelay_lo);	/* 90, 91,92,93 */
    225     BTBYTE (o_vactive_lo);	/* 94, 95,96,97 */
    226     BTBYTE (o_delay_lo);	/* 98, 99,9a,9b */
    227     BTBYTE (o_hactive_lo);	/* 9c, 9d,9e,9f */
    228     BTBYTE (o_hscale_hi);	/* a0, a1,a2,a3 */
    229     BTBYTE (o_hscale_lo);	/* a4, a5,a6,a7 */
    230     int		:32;		/* a8, a9,aa,ab */
    231     BTBYTE (o_control);		/* ac, ad,ae,af */
    232 #define BT848_O_CONTROL_LNOTCH		(1<<7)
    233 #define BT848_O_CONTROL_COMP		(1<<6)
    234 #define BT848_O_CONTROL_LDEC		(1<<5)
    235 #define BT848_O_CONTROL_CBSENSE		(1<<4)
    236 #define BT848_O_CONTROL_RSVD		(1<<3)
    237 #define BT848_O_CONTROL_CON_MSB		(1<<2)
    238 #define BT848_O_CONTROL_SAT_U_MSB	(1<<1)
    239 #define BT848_O_CONTROL_SAT_V_MSB	(1<<0)
    240     u_char	fillter4[16];
    241     BTBYTE (o_scloop);		/* c0, c1,c2,c3 */
    242 #define BT848_O_SCLOOP_RSVD1		(1<<7)
    243 #define BT848_O_SCLOOP_CAGC		(1<<6)
    244 #define BT848_O_SCLOOP_CKILL		(1<<5)
    245 #define BT848_O_SCLOOP_HFILT		(0x3<<3)
    246 #define BT848_O_SCLOOP_HFILT_ICON	(0x3<<3)
    247 #define BT848_O_SCLOOP_HFILT_QCIF	(0x2<<3)
    248 #define BT848_O_SCLOOP_HFILT_CIF	(0x1<<3)
    249 #define BT848_O_SCLOOP_HFILT_AUTO	(0x0<<3)
    250 #define BT848_O_SCLOOP_RSVD0		(0x7<<0)
    251     int		:32;		/* c4, c5,c6,c7 */
    252     int		:32;		/* c8, c9,ca,cb */
    253     BTBYTE (o_vscale_hi);	/* cc, cd,ce,cf */
    254     BTBYTE (o_vscale_lo);	/* d0, d1,d2,d3 */
    255     BTBYTE (color_fmt);		/* d4, d5,d6,d7 */
    256     bregister_t color_ctl_swap		:4; /* d8 */
    257 #define BT848_COLOR_CTL_WSWAP_ODD	(1<<3)
    258 #define BT848_COLOR_CTL_WSWAP_EVEN	(1<<2)
    259 #define BT848_COLOR_CTL_BSWAP_ODD	(1<<1)
    260 #define BT848_COLOR_CTL_BSWAP_EVEN	(1<<0)
    261     bregister_t color_ctl_gamma		:1;
    262     bregister_t color_ctl_rgb_ded	:1;
    263     bregister_t color_ctl_color_bars	:1;
    264     bregister_t color_ctl_ext_frmrate	:1;
    265 #define BT848_COLOR_CTL_GAMMA		(1<<4)
    266 #define BT848_COLOR_CTL_RGB_DED		(1<<5)
    267 #define BT848_COLOR_CTL_COLOR_BARS	(1<<6)
    268 #define BT848_COLOR_CTL_EXT_FRMRATE     (1<<7)
    269     int		:24;		/* d9,da,db */
    270     BTBYTE (cap_ctl);		/* dc, dd,de,df */
    271 #define BT848_CAP_CTL_DITH_FRAME	(1<<4)
    272 #define BT848_CAP_CTL_VBI_ODD		(1<<3)
    273 #define BT848_CAP_CTL_VBI_EVEN		(1<<2)
    274 #define BT848_CAP_CTL_ODD		(1<<1)
    275 #define BT848_CAP_CTL_EVEN		(1<<0)
    276     BTBYTE (vbi_pack_size);	/* e0, e1,e2,e3 */
    277     BTBYTE (vbi_pack_del);	/* e4, e5,e6,e7 */
    278     int		:32;		/* e8, e9,ea,eb */
    279     BTBYTE (o_vtc);		/* ec, ed,ee,ef */
    280     BTBYTE (pll_f_lo);		/* f0, f1,f2,f3 */
    281     BTBYTE (pll_f_hi);		/* f4, f5,f6,f7 */
    282     BTBYTE (pll_f_xci);		/* f8, f9,fa,fb */
    283 #define BT848_PLL_F_C			(1<<6)
    284 #define BT848_PLL_F_X			(1<<7)
    285     u_char	filler2[0x100-0xfc];
    286     BTLONG (int_stat);		/* 100, 101,102,103 */
    287     BTLONG (int_mask);		/* 104, 105,106,107 */
    288 #define BT848_INT_RISCS			(0xf<<28)
    289 #define BT848_INT_RISC_EN		(1<<27)
    290 #define BT848_INT_RACK			(1<<25)
    291 #define BT848_INT_FIELD			(1<<24)
    292 #define BT848_INT_MYSTERYBIT		(1<<23)
    293 #define BT848_INT_SCERR			(1<<19)
    294 #define BT848_INT_OCERR			(1<<18)
    295 #define BT848_INT_PABORT		(1<<17)
    296 #define BT848_INT_RIPERR		(1<<16)
    297 #define BT848_INT_PPERR			(1<<15)
    298 #define BT848_INT_FDSR			(1<<14)
    299 #define BT848_INT_FTRGT			(1<<13)
    300 #define BT848_INT_FBUS			(1<<12)
    301 #define BT848_INT_RISCI			(1<<11)
    302 #define BT848_INT_GPINT			(1<<9)
    303 #define BT848_INT_I2CDONE		(1<<8)
    304 #define BT848_INT_RSV1			(1<<7)
    305 #define BT848_INT_RSV0			(1<<6)
    306 #define BT848_INT_VPRES			(1<<5)
    307 #define BT848_INT_HLOCK			(1<<4)
    308 #define BT848_INT_OFLOW			(1<<3)
    309 #define BT848_INT_HSYNC			(1<<2)
    310 #define BT848_INT_VSYNC			(1<<1)
    311 #define BT848_INT_FMTCHG		(1<<0)
    312     int		:32;		/* 108, 109,10a,10b */
    313     BTWORD (gpio_dma_ctl);	/* 10c, 10d,10e,10f */
    314 #define BT848_DMA_CTL_PL23TP4		(0<<6)	/* planar1 trigger 4 */
    315 #define BT848_DMA_CTL_PL23TP8		(1<<6)	/* planar1 trigger 8 */
    316 #define BT848_DMA_CTL_PL23TP16		(2<<6)	/* planar1 trigger 16 */
    317 #define BT848_DMA_CTL_PL23TP32		(3<<6)	/* planar1 trigger 32 */
    318 #define BT848_DMA_CTL_PL1TP4		(0<<4)	/* planar1 trigger 4 */
    319 #define BT848_DMA_CTL_PL1TP8		(1<<4)	/* planar1 trigger 8 */
    320 #define BT848_DMA_CTL_PL1TP16		(2<<4)	/* planar1 trigger 16 */
    321 #define BT848_DMA_CTL_PL1TP32		(3<<4)	/* planar1 trigger 32 */
    322 #define BT848_DMA_CTL_PKTP4		(0<<2)	/* packed trigger 4 */
    323 #define BT848_DMA_CTL_PKTP8		(1<<2)	/* packed trigger 8 */
    324 #define BT848_DMA_CTL_PKTP16		(2<<2)	/* packed trigger 16 */
    325 #define BT848_DMA_CTL_PKTP32		(3<<2)	/* packed trigger 32 */
    326 #define BT848_DMA_CTL_RISC_EN		(1<<1)
    327 #define BT848_DMA_CTL_FIFO_EN		(1<<0)
    328     BTLONG (i2c_data_ctl);	/* 110, 111,112,113 */
    329 #define BT848_DATA_CTL_I2CDIV		(0xf<<4)
    330 #define BT848_DATA_CTL_I2CSYNC		(1<<3)
    331 #define BT848_DATA_CTL_I2CW3B		(1<<2)
    332 #define BT848_DATA_CTL_I2CSCL		(1<<1)
    333 #define BT848_DATA_CTL_I2CSDA		(1<<0)
    334     BTLONG (risc_strt_add);	/* 114, 115,116,117 */
    335     BTLONG (gpio_out_en);	/* 118, 119,11a,11b */	/* really 24 bits */
    336     BTLONG (gpio_reg_inp);	/* 11c, 11d,11e,11f */	/* really 24 bits */
    337     BTLONG (risc_count);	/* 120, 121,122,123 */
    338     u_char	filler3[0x200-0x124];
    339     BTLONG (gpio_data);		/* 200, 201,202,203 */	/* really 24 bits */
    340 };
    341 
    342 
    343 #define BKTR_DSTATUS			0x000
    344 #define BKTR_IFORM			0x004
    345 #define BKTR_TDEC			0x008
    346 #define BKTR_E_CROP			0x00C
    347 #define BKTR_O_CROP			0x08C
    348 #define BKTR_E_VDELAY_LO		0x010
    349 #define BKTR_O_VDELAY_LO		0x090
    350 #define BKTR_E_VACTIVE_LO		0x014
    351 #define BKTR_O_VACTIVE_LO		0x094
    352 #define BKTR_E_DELAY_LO			0x018
    353 #define BKTR_O_DELAY_LO			0x098
    354 #define BKTR_E_HACTIVE_LO		0x01C
    355 #define BKTR_O_HACTIVE_LO		0x09C
    356 #define BKTR_E_HSCALE_HI		0x020
    357 #define BKTR_O_HSCALE_HI		0x0A0
    358 #define BKTR_E_HSCALE_LO		0x024
    359 #define BKTR_O_HSCALE_LO		0x0A4
    360 #define BKTR_BRIGHT			0x028
    361 #define BKTR_E_CONTROL			0x02C
    362 #define BKTR_O_CONTROL			0x0AC
    363 #define BKTR_CONTRAST_LO		0x030
    364 #define BKTR_SAT_U_LO			0x034
    365 #define BKTR_SAT_V_LO			0x038
    366 #define BKTR_HUE			0x03C
    367 #define BKTR_E_SCLOOP			0x040
    368 #define BKTR_O_SCLOOP			0x0C0
    369 #define BKTR_OFORM			0x048
    370 #define BKTR_E_VSCALE_HI		0x04C
    371 #define BKTR_O_VSCALE_HI		0x0CC
    372 #define BKTR_E_VSCALE_LO		0x050
    373 #define BKTR_O_VSCALE_LO		0x0D0
    374 #define BKTR_TEST			0x054
    375 #define BKTR_ADELAY			0x060
    376 #define BKTR_BDELAY			0x064
    377 #define BKTR_ADC			0x068
    378 #define BKTR_E_VTC			0x06C
    379 #define BKTR_O_VTC			0x0EC
    380 #define BKTR_SRESET			0x07C
    381 #define BKTR_COLOR_FMT			0x0D4
    382 #define BKTR_COLOR_CTL			0x0D8
    383 #define BKTR_CAP_CTL			0x0DC
    384 #define BKTR_VBI_PACK_SIZE		0x0E0
    385 #define BKTR_VBI_PACK_DEL		0x0E4
    386 #define BKTR_INT_STAT			0x100
    387 #define BKTR_INT_MASK			0x104
    388 #define BKTR_RISC_COUNT			0x120
    389 #define BKTR_RISC_STRT_ADD		0x114
    390 #define BKTR_GPIO_DMA_CTL		0x10C
    391 #define BKTR_GPIO_OUT_EN		0x118
    392 #define BKTR_GPIO_REG_INP		0x11C
    393 #define BKTR_GPIO_DATA			0x200
    394 #define BKTR_I2C_DATA_CTL		0x110
    395 #define BKTR_TGCTRL			0x084
    396 #define BKTR_PLL_F_LO			0x0F0
    397 #define BKTR_PLL_F_HI			0x0F4
    398 #define BKTR_PLL_F_XCI			0x0F8
    399 
    400 /*
    401  * device support for onboard tv tuners
    402  */
    403 
    404 /* description of the LOGICAL tuner */
    405 struct TVTUNER {
    406 	int		frequency;
    407 	u_char		chnlset;
    408 	u_char		channel;
    409 	u_char		band;
    410 	u_char		afc;
    411  	u_char		radio_mode;	/* current mode of the radio mode */
    412 };
    413 
    414 /* description of the PHYSICAL tuner */
    415 struct TUNER {
    416 	char*		name;
    417 	u_char		type;
    418 	u_char		pllControl[4];
    419 	u_char		bandLimits[ 2 ];
    420 	u_char		bandAddrs[ 4 ];        /* 3 first for the 3 TV
    421 					       ** bands. Last for radio
    422 					       ** band (0x00=NoRadio).
    423 					       */
    424 
    425 };
    426 
    427 /* description of the card */
    428 #define EEPROMBLOCKSIZE		32
    429 struct CARDTYPE {
    430 	unsigned int		card_id;	/* card id (from #define's) */
    431 	char*			name;
    432 	const struct TUNER*	tuner;		/* Tuner details */
    433 	u_char			tuner_pllAddr;	/* Tuner i2c address */
    434 	u_char			dbx;		/* Has DBX chip? */
    435 	u_char			msp3400c;	/* Has msp3400c chip? */
    436 	u_char			dpl3518a;	/* Has dpl3518a chip? */
    437 	u_char			eepromAddr;
    438 	u_char			eepromSize;	/* bytes / EEPROMBLOCKSIZE */
    439 	u_int			audiomuxs[ 5 ];	/* tuner, ext (line-in) */
    440 						/* int/unused (radio) */
    441 						/* mute, present */
    442 	u_int			gpio_mux_bits;	/* GPIO mask for audio mux */
    443 };
    444 
    445 struct format_params {
    446   /* Total lines, lines before image, image lines */
    447   int vtotal, vdelay, vactive;
    448   /* Total unscaled horizontal pixels, pixels before image, image pixels */
    449   int htotal, hdelay, hactive;
    450   /* Scaled horizontal image pixels, Total Scaled horizontal pixels */
    451   int  scaled_hactive, scaled_htotal;
    452   /* frame rate . for ntsc is 30 frames per second */
    453   int frame_rate;
    454   /* A-delay and B-delay */
    455   u_char adelay, bdelay;
    456   /* Iform XTSEL value */
    457   int iform_xtsel;
    458   /* VBI number of lines per field, and number of samples per line */
    459   int vbi_num_lines, vbi_num_samples;
    460 };
    461 
    462 #if ((defined(__FreeBSD__)) && (NSMBUS > 0))
    463 struct bktr_i2c_softc {
    464 	device_t iicbus;
    465 	device_t smbus;
    466 };
    467 #endif
    468 
    469 
    470 /* Bt848/878 register access
    471  * The registers can either be access via a memory mapped structure
    472  * or accessed via bus_space.
    473  * bus_0pace access allows cross platform support, where as the
    474  * memory mapped structure method only works on 32 bit processors
    475  * with the right type of endianness.
    476  */
    477 #if defined(__NetBSD__) || ( defined(__FreeBSD__) && (__FreeBSD_version >=300000) )
    478 #define INB(bktr,offset)	bus_space_read_1((bktr)->memt,(bktr)->memh,(offset))
    479 #define INW(bktr,offset)	bus_space_read_2((bktr)->memt,(bktr)->memh,(offset))
    480 #define INL(bktr,offset)	bus_space_read_4((bktr)->memt,(bktr)->memh,(offset))
    481 #define OUTB(bktr,offset,value) bus_space_write_1((bktr)->memt,(bktr)->memh,(offset),(value))
    482 #define OUTW(bktr,offset,value) bus_space_write_2((bktr)->memt,(bktr)->memh,(offset),(value))
    483 #define OUTL(bktr,offset,value) bus_space_write_4((bktr)->memt,(bktr)->memh,(offset),(value))
    484 #else
    485 #define INB(bktr,offset)	*(volatile unsigned char*) ((int)((bktr)->memh)+(offset))
    486 #define INW(bktr,offset)	*(volatile unsigned short*)((int)((bktr)->memh)+(offset))
    487 #define INL(bktr,offset)	*(volatile unsigned int*)  ((int)((bktr)->memh)+(offset))
    488 #define OUTB(bktr,offset,value)	*(volatile unsigned char*) ((int)((bktr)->memh)+(offset)) = (value)
    489 #define OUTW(bktr,offset,value)	*(volatile unsigned short*)((int)((bktr)->memh)+(offset)) = (value)
    490 #define OUTL(bktr,offset,value)	*(volatile unsigned int*)  ((int)((bktr)->memh)+(offset)) = (value)
    491 #endif
    492 
    493 
    494 typedef struct bktr_clip bktr_clip_t;
    495 
    496 /*
    497  * NetBSD >= 1.3H uses vaddr_t instead of vm_offset_t
    498  */
    499 #if defined(__NetBSD__) && __NetBSD_Version__ >= 103080000
    500 typedef void *	vm_offset_t;
    501 #endif
    502 
    503 /*
    504  * BrookTree 848  info structure, one per bt848 card installed.
    505  */
    506 struct bktr_softc {
    507 
    508 #if defined (__bsdi__)
    509     struct device bktr_dev;	/* base device */
    510     struct isadev bktr_id;	/* ISA device */
    511     struct intrhand bktr_ih;	/* interrupt vectoring */
    512     #define pcici_t pci_devaddr_t
    513 #endif
    514 
    515 #if defined(__NetBSD__)
    516     struct device bktr_dev;     /* base device */
    517     bus_dma_tag_t	dmat;   /* DMA tag */
    518     bus_space_tag_t	memt;
    519     bus_space_handle_t	memh;
    520     bus_size_t		obmemsz;        /* size of en card (bytes) */
    521     void		*ih;
    522     bus_dmamap_t	dm_prog;
    523     bus_dmamap_t	dm_oprog;
    524     bus_dmamap_t	dm_mem;
    525     bus_dmamap_t	dm_vbidata;
    526     bus_dmamap_t	dm_vbibuffer;
    527 #endif
    528 
    529 #if defined(__OpenBSD__)
    530     struct device bktr_dev;     /* base device */
    531     bus_dma_tag_t	dmat;   /* DMA tag */
    532     bus_space_tag_t	memt;
    533     bus_space_handle_t	memh;
    534     bus_size_t		obmemsz;        /* size of en card (bytes) */
    535     void		*ih;
    536     bus_dmamap_t	dm_prog;
    537     bus_dmamap_t	dm_oprog;
    538     bus_dmamap_t	dm_mem;
    539     bus_dmamap_t	dm_vbidata;
    540     bus_dmamap_t	dm_vbibuffer;
    541     size_t		dm_mapsize;
    542     pci_chipset_tag_t	pc;	/* Opaque PCI chipset tag */
    543     pcitag_t		tag;	/* PCI tag, for doing PCI commands */
    544     vm_offset_t		phys_base;	/* Bt848 register physical address */
    545 #endif
    546 
    547 #if defined (__FreeBSD__)
    548     #if (__FreeBSD_version < 400000)
    549     vm_offset_t     phys_base;	/* 2.x Bt848 register physical address */
    550     pcici_t         tag;	/* 2.x PCI tag, for doing PCI commands */
    551     #endif
    552     #if (__FreeBSD_version >= 400000)
    553     struct resource *res_mem;	/* 4.x resource descriptor for registers */
    554     struct resource *res_irq;	/* 4.x resource descriptor for interrupt */
    555     void            *res_ih;	/* 4.x newbus interrupt handler cookie */
    556     #endif
    557     #if (__FreeBSD_version >= 310000)
    558     bus_space_tag_t	memt;	/* Bus space register access functions */
    559     bus_space_handle_t	memh;	/* Bus space register access functions */
    560     bus_size_t		obmemsz;/* Size of card (bytes) */
    561     #endif
    562     #if (NSMBUS > 0)
    563       struct bktr_i2c_softc i2c_sc;	/* bt848_i2c device */
    564     #endif
    565     char	bktr_xname[7];	/* device name and unit number */
    566 #endif
    567 
    568     /* the following definitions are common over all platforms */
    569     vm_offset_t bigbuf;		/* buffer that holds the captured image */
    570     int		alloc_pages;	/* number of pages in bigbuf */
    571 
    572     vm_offset_t vbidata;	/* RISC program puts VBI data from the current frame here */
    573     vm_offset_t vbibuffer;	/* Circular buffer holding VBI data for the user */
    574     int         vbiinsert;      /* Position for next write into circular buffer */
    575     int         vbistart;       /* Position of last read from circular buffer */
    576     int         vbisize;        /* Number of bytes in the circular buffer */
    577     u_long	vbi_sequence_number;	/* sequence number for VBI */
    578     int		vbi_read_blocked;	/* user process blocked on read() from /dev/vbi */
    579     struct selinfo vbi_select;	/* Data used by select() on /dev/vbi */
    580 
    581 
    582     struct proc	*proc;		/* process to receive raised signal */
    583     int		signal;		/* signal to send to process */
    584     int		clr_on_start;	/* clear cap buf on capture start? */
    585 #define	METEOR_SIG_MODE_MASK	0xffff0000
    586 #define	METEOR_SIG_FIELD_MODE	0x00010000
    587 #define	METEOR_SIG_FRAME_MODE	0x00000000
    588     vm_offset_t  dma_prog;
    589     vm_offset_t  odd_dma_prog;
    590     char         dma_prog_loaded;
    591     struct meteor_mem *mem;	/* used to control sync. multi-frame output */
    592     u_long	synch_wait;	/* wait for free buffer before continuing */
    593     short	current;	/* frame number in buffer (1-frames) */
    594     short	rows;		/* number of rows in a frame */
    595     short	cols;		/* number of columns in a frame */
    596     int		capture_area_x_offset; /* Usually the full 640x480(NTSC) image is */
    597     int		capture_area_y_offset; /* captured. The capture area allows for */
    598     int		capture_area_x_size;   /* example 320x200 pixels from the centre */
    599     int		capture_area_y_size;   /* of the video image to be captured. */
    600     char	capture_area_enabled;  /* When TRUE use user's capture area. */
    601     int		pixfmt;         /* active pixel format (idx into fmt tbl) */
    602     int		pixfmt_compat;  /* Y/N - in meteor pix fmt compat mode */
    603     u_long	format;		/* frame format rgb, yuv, etc.. */
    604     short	frames;		/* number of frames allocated */
    605     int		frame_size;	/* number of bytes in a frame */
    606     u_long	fifo_errors;	/* number of fifo capture errors since open */
    607     u_long	dma_errors;	/* number of DMA capture errors since open */
    608     u_long	frames_captured;/* number of frames captured since open */
    609     u_long	even_fields_captured; /* number of even fields captured */
    610     u_long	odd_fields_captured; /* number of odd fields captured */
    611     u_long	range_enable;	/* enable range checking ?? */
    612     u_short     capcontrol;     /* reg 0xdc capture control */
    613     u_short     bktr_cap_ctl;
    614     volatile u_int	flags;
    615 #define	METEOR_INITALIZED	0x00000001
    616 #define	METEOR_OPEN		0x00000002
    617 #define	METEOR_MMAP		0x00000004
    618 #define	METEOR_INTR		0x00000008
    619 #define	METEOR_READ		0x00000010	/* XXX never gets referenced */
    620 #define	METEOR_SINGLE		0x00000020	/* get single frame */
    621 #define	METEOR_CONTIN		0x00000040	/* continuously get frames */
    622 #define	METEOR_SYNCAP		0x00000080	/* synchronously get frames */
    623 #define	METEOR_CAP_MASK		0x000000f0
    624 #define	METEOR_NTSC		0x00000100
    625 #define	METEOR_PAL		0x00000200
    626 #define	METEOR_SECAM		0x00000400
    627 #define	BROOKTREE_NTSC		0x00000100	/* used in video open() and */
    628 #define	BROOKTREE_PAL		0x00000200	/* in the kernel config */
    629 #define	BROOKTREE_SECAM		0x00000400	/* file */
    630 #define	METEOR_AUTOMODE		0x00000800
    631 #define	METEOR_FORM_MASK	0x00000f00
    632 #define	METEOR_DEV0		0x00001000
    633 #define	METEOR_DEV1		0x00002000
    634 #define	METEOR_DEV2		0x00004000
    635 #define	METEOR_DEV3		0x00008000
    636 #define METEOR_DEV_SVIDEO	0x00006000
    637 #define METEOR_DEV_RGB		0x0000a000
    638 #define	METEOR_DEV_MASK		0x0000f000
    639 #define	METEOR_RGB16		0x00010000
    640 #define	METEOR_RGB24		0x00020000
    641 #define	METEOR_YUV_PACKED	0x00040000
    642 #define	METEOR_YUV_PLANAR	0x00080000
    643 #define	METEOR_WANT_EVEN	0x00100000	/* want even frame */
    644 #define	METEOR_WANT_ODD		0x00200000	/* want odd frame */
    645 #define	METEOR_WANT_MASK	0x00300000
    646 #define METEOR_ONLY_EVEN_FIELDS	0x01000000
    647 #define METEOR_ONLY_ODD_FIELDS	0x02000000
    648 #define METEOR_ONLY_FIELDS_MASK 0x03000000
    649 #define METEOR_YUV_422		0x04000000
    650 #define	METEOR_OUTPUT_FMT_MASK	0x040f0000
    651 #define	METEOR_WANT_TS		0x08000000	/* time-stamp a frame */
    652 #define METEOR_RGB		0x20000000	/* meteor rgb unit */
    653 #define METEOR_FIELD_MODE	0x80000000
    654     u_char	tflags;				/* Tuner flags (/dev/tuner) */
    655 #define	TUNER_INITALIZED	0x00000001
    656 #define	TUNER_OPEN		0x00000002
    657     u_char      vbiflags;			/* VBI flags (/dev/vbi) */
    658 #define VBI_INITALIZED          0x00000001
    659 #define VBI_OPEN                0x00000002
    660 #define VBI_CAPTURE             0x00000004
    661     u_short	fps;		/* frames per second */
    662     struct meteor_video video;
    663     struct TVTUNER	tuner;
    664     struct CARDTYPE	card;
    665     u_char		audio_mux_select;	/* current mode of the audio */
    666     u_char		audio_mute_state;	/* mute state of the audio */
    667     u_char		format_params;
    668     u_long              current_sol;
    669     u_long              current_col;
    670     int                 clip_start;
    671     int                 line_length;
    672     int                 last_y;
    673     int                 y;
    674     int                 y2;
    675     int                 yclip;
    676     int                 yclip2;
    677     int                 max_clip_node;
    678     bktr_clip_t		clip_list[100];
    679     int                 reverse_mute;		/* Swap the GPIO values for Mute and TV Audio */
    680     int                 bt848_tuner;
    681     int                 bt848_card;
    682     u_long              id;
    683 #define BT848_USE_XTALS 0
    684 #define BT848_USE_PLL   1
    685     int			xtal_pll_mode;	/* Use XTAL or PLL mode for PAL/SECAM */
    686     int			remote_control;      /* remote control detected */
    687     int			remote_control_addr;   /* remote control i2c address */
    688     char		msp_version_string[9]; /* MSP version string 34xxx-xx */
    689     int			msp_addr;	       /* MSP i2c address */
    690     char		dpl_version_string[9]; /* DPL version string 35xxx-xx */
    691     int			dpl_addr;	       /* DPL i2c address */
    692     int                 slow_msp_audio;	       /* 0 = use fast MSP3410/3415 programming sequence */
    693 					       /* 1 = use slow MSP3410/3415 programming sequence */
    694 
    695 };
    696 
    697 typedef struct bktr_softc bktr_reg_t;
    698 typedef struct bktr_softc* bktr_ptr_t;
    699 
    700 #define Bt848_MAX_SIGN 16
    701 
    702 struct bt848_card_sig {
    703   int card;
    704   int tuner;
    705   u_char signature[Bt848_MAX_SIGN];
    706 };
    707 
    708 
    709 /***********************************************************/
    710 /* ioctl_cmd_t int on old versions, u_long on new versions */
    711 /***********************************************************/
    712 
    713 #if (__FreeBSD__ == 2)
    714 typedef int ioctl_cmd_t;
    715 #endif
    716 
    717 #if defined(__FreeBSD__)
    718 #if (__FreeBSD_version >= 300000)
    719 typedef u_long ioctl_cmd_t;
    720 #endif
    721 #endif
    722 
    723 #if defined(__NetBSD__) || defined(__OpenBSD__)
    724 typedef u_long ioctl_cmd_t;
    725 #endif
    726 
    727 
    728