Home | History | Annotate | Line # | Download | only in pci
hptide.c revision 1.19.2.1
      1  1.19.2.1     yamt /*	$NetBSD: hptide.c,v 1.19.2.1 2006/02/01 14:52:09 yamt Exp $	*/
      2       1.1   bouyer 
      3       1.1   bouyer /*
      4       1.1   bouyer  * Copyright (c) 1999, 2000, 2001 Manuel Bouyer.
      5       1.1   bouyer  *
      6       1.1   bouyer  * Redistribution and use in source and binary forms, with or without
      7       1.1   bouyer  * modification, are permitted provided that the following conditions
      8       1.1   bouyer  * are met:
      9       1.1   bouyer  * 1. Redistributions of source code must retain the above copyright
     10       1.1   bouyer  *    notice, this list of conditions and the following disclaimer.
     11       1.1   bouyer  * 2. Redistributions in binary form must reproduce the above copyright
     12       1.1   bouyer  *    notice, this list of conditions and the following disclaimer in the
     13       1.1   bouyer  *    documentation and/or other materials provided with the distribution.
     14       1.1   bouyer  * 3. All advertising materials mentioning features or use of this software
     15       1.1   bouyer  *    must display the following acknowledgement:
     16       1.1   bouyer  *	This product includes software developed by Manuel Bouyer.
     17       1.1   bouyer  * 4. The name of the author may not be used to endorse or promote products
     18       1.1   bouyer  *    derived from this software without specific prior written permission.
     19       1.1   bouyer  *
     20       1.1   bouyer  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     21       1.1   bouyer  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     22       1.1   bouyer  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     23      1.17    perry  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     24       1.1   bouyer  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     25       1.1   bouyer  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     26       1.1   bouyer  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     27       1.1   bouyer  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     28       1.1   bouyer  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
     29       1.1   bouyer  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     30       1.1   bouyer  */
     31       1.1   bouyer 
     32      1.18    lukem #include <sys/cdefs.h>
     33  1.19.2.1     yamt __KERNEL_RCSID(0, "$NetBSD: hptide.c,v 1.19.2.1 2006/02/01 14:52:09 yamt Exp $");
     34      1.18    lukem 
     35       1.1   bouyer #include <sys/param.h>
     36       1.1   bouyer #include <sys/systm.h>
     37       1.1   bouyer 
     38       1.1   bouyer #include <dev/pci/pcivar.h>
     39       1.1   bouyer #include <dev/pci/pcidevs.h>
     40       1.1   bouyer #include <dev/pci/pciidereg.h>
     41       1.1   bouyer #include <dev/pci/pciidevar.h>
     42       1.1   bouyer #include <dev/pci/pciide_hpt_reg.h>
     43       1.1   bouyer 
     44       1.2  thorpej static void hpt_chip_map(struct pciide_softc*, struct pci_attach_args*);
     45      1.13  thorpej static void hpt_setup_channel(struct ata_channel*);
     46       1.2  thorpej static int  hpt_pci_intr(void *);
     47       1.1   bouyer 
     48       1.2  thorpej static int  hptide_match(struct device *, struct cfdata *, void *);
     49       1.2  thorpej static void hptide_attach(struct device *, struct device *, void *);
     50       1.1   bouyer 
     51       1.1   bouyer CFATTACH_DECL(hptide, sizeof(struct pciide_softc),
     52       1.1   bouyer     hptide_match, hptide_attach, NULL, NULL);
     53       1.1   bouyer 
     54       1.2  thorpej static const struct pciide_product_desc pciide_triones_products[] =  {
     55       1.7      chs 	{ PCI_PRODUCT_TRIONES_HPT302,
     56       1.7      chs 	  0,
     57       1.7      chs 	  NULL,
     58       1.7      chs 	  hpt_chip_map
     59       1.7      chs 	},
     60       1.1   bouyer 	{ PCI_PRODUCT_TRIONES_HPT366,
     61       1.3  mycroft 	  0,
     62       1.1   bouyer 	  NULL,
     63       1.1   bouyer 	  hpt_chip_map,
     64       1.1   bouyer 	},
     65       1.7      chs 	{ PCI_PRODUCT_TRIONES_HPT371,
     66       1.7      chs 	  0,
     67       1.7      chs 	  NULL,
     68       1.7      chs 	  hpt_chip_map,
     69       1.7      chs 	},
     70       1.7      chs 	{ PCI_PRODUCT_TRIONES_HPT372A,
     71       1.3  mycroft 	  0,
     72       1.1   bouyer 	  NULL,
     73       1.1   bouyer 	  hpt_chip_map
     74       1.1   bouyer 	},
     75       1.1   bouyer 	{ PCI_PRODUCT_TRIONES_HPT374,
     76       1.3  mycroft 	  0,
     77       1.1   bouyer 	  NULL,
     78       1.1   bouyer 	  hpt_chip_map
     79       1.1   bouyer 	},
     80       1.1   bouyer 	{ 0,
     81       1.1   bouyer 	  0,
     82       1.1   bouyer 	  NULL,
     83       1.1   bouyer 	  NULL
     84       1.1   bouyer 	}
     85       1.1   bouyer };
     86       1.1   bouyer 
     87       1.2  thorpej static int
     88       1.2  thorpej hptide_match(struct device *parent, struct cfdata *match, void *aux)
     89       1.1   bouyer {
     90       1.1   bouyer 	struct pci_attach_args *pa = aux;
     91       1.1   bouyer 
     92       1.1   bouyer 	if (PCI_VENDOR(pa->pa_id) == PCI_VENDOR_TRIONES) {
     93       1.1   bouyer 		if (pciide_lookup_product(pa->pa_id, pciide_triones_products))
     94       1.1   bouyer 			return (2);
     95       1.1   bouyer 	}
     96       1.1   bouyer 	return (0);
     97       1.1   bouyer }
     98       1.1   bouyer 
     99       1.2  thorpej static void
    100       1.2  thorpej hptide_attach(struct device *parent, struct device *self, void *aux)
    101       1.1   bouyer {
    102       1.1   bouyer 	struct pci_attach_args *pa = aux;
    103       1.1   bouyer 	struct pciide_softc *sc = (struct pciide_softc *)self;
    104       1.1   bouyer 
    105       1.1   bouyer 	pciide_common_attach(sc, pa,
    106       1.1   bouyer 	    pciide_lookup_product(pa->pa_id, pciide_triones_products));
    107       1.1   bouyer 
    108       1.1   bouyer }
    109       1.1   bouyer 
    110       1.2  thorpej static void
    111       1.2  thorpej hpt_chip_map(struct pciide_softc *sc, struct pci_attach_args *pa)
    112       1.1   bouyer {
    113       1.1   bouyer 	struct pciide_channel *cp;
    114       1.5  mycroft 	int i, compatchan, revision;
    115       1.1   bouyer 	pcireg_t interface;
    116       1.1   bouyer 	bus_size_t cmdsize, ctlsize;
    117       1.1   bouyer 
    118       1.1   bouyer 	if (pciide_chipen(sc, pa) == 0)
    119       1.1   bouyer 		return;
    120       1.1   bouyer 
    121       1.1   bouyer 	revision = PCI_REVISION(pa->pa_class);
    122       1.1   bouyer 	aprint_normal("%s: Triones/Highpoint ",
    123      1.15  thorpej 	    sc->sc_wdcdev.sc_atac.atac_dev.dv_xname);
    124       1.7      chs 	switch (sc->sc_pp->ide_product) {
    125       1.7      chs 	case PCI_PRODUCT_TRIONES_HPT302:
    126       1.7      chs 		aprint_normal("HPT302 IDE Controller\n");
    127       1.7      chs 		break;
    128       1.7      chs 	case PCI_PRODUCT_TRIONES_HPT371:
    129       1.7      chs 		aprint_normal("HPT371 IDE Controller\n");
    130       1.7      chs 		break;
    131       1.7      chs 	case PCI_PRODUCT_TRIONES_HPT374:
    132       1.1   bouyer 		aprint_normal("HPT374 IDE Controller\n");
    133       1.7      chs 		break;
    134       1.7      chs 	case PCI_PRODUCT_TRIONES_HPT372A:
    135       1.7      chs 		aprint_normal("HPT372A IDE Controller\n");
    136       1.7      chs 		break;
    137       1.7      chs 	case PCI_PRODUCT_TRIONES_HPT366:
    138       1.1   bouyer 		if (revision == HPT372_REV)
    139       1.1   bouyer 			aprint_normal("HPT372 IDE Controller\n");
    140       1.1   bouyer 		else if (revision == HPT370_REV)
    141       1.1   bouyer 			aprint_normal("HPT370 IDE Controller\n");
    142       1.1   bouyer 		else if (revision == HPT370A_REV)
    143       1.1   bouyer 			aprint_normal("HPT370A IDE Controller\n");
    144       1.1   bouyer 		else if (revision == HPT366_REV)
    145       1.1   bouyer 			aprint_normal("HPT366 IDE Controller\n");
    146       1.1   bouyer 		else
    147       1.1   bouyer 			aprint_normal("unknown HPT IDE controller rev %d\n",
    148       1.1   bouyer 			    revision);
    149       1.7      chs 		break;
    150       1.7      chs 	default:
    151       1.1   bouyer 		aprint_normal("unknown HPT IDE controller 0x%x\n",
    152       1.1   bouyer 		    sc->sc_pp->ide_product);
    153       1.7      chs 	}
    154       1.1   bouyer 
    155      1.17    perry 	/*
    156       1.1   bouyer 	 * when the chip is in native mode it identifies itself as a
    157       1.1   bouyer 	 * 'misc mass storage'. Fake interface in this case.
    158       1.1   bouyer 	 */
    159       1.1   bouyer 	if (PCI_SUBCLASS(pa->pa_class) == PCI_SUBCLASS_MASS_STORAGE_IDE) {
    160       1.1   bouyer 		interface = PCI_INTERFACE(pa->pa_class);
    161       1.1   bouyer 	} else {
    162       1.1   bouyer 		interface = PCIIDE_INTERFACE_BUS_MASTER_DMA |
    163       1.1   bouyer 		    PCIIDE_INTERFACE_PCI(0);
    164       1.1   bouyer 		if ((sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT366 &&
    165       1.1   bouyer 		    (revision == HPT370_REV || revision == HPT370A_REV ||
    166       1.1   bouyer 		     revision == HPT372_REV)) ||
    167       1.7      chs 		    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT302 ||
    168       1.7      chs 		    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT371 ||
    169       1.7      chs 		    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT372A ||
    170       1.1   bouyer 		    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT374)
    171       1.1   bouyer 			interface |= PCIIDE_INTERFACE_PCI(1);
    172       1.1   bouyer 	}
    173       1.1   bouyer 
    174       1.1   bouyer 	aprint_normal("%s: bus-master DMA support present",
    175      1.15  thorpej 	    sc->sc_wdcdev.sc_atac.atac_dev.dv_xname);
    176       1.1   bouyer 	pciide_mapreg_dma(sc, pa);
    177       1.1   bouyer 	aprint_normal("\n");
    178      1.15  thorpej 	sc->sc_wdcdev.sc_atac.atac_cap = ATAC_CAP_DATA16 | ATAC_CAP_DATA32;
    179       1.1   bouyer 	if (sc->sc_dma_ok) {
    180      1.15  thorpej 		sc->sc_wdcdev.sc_atac.atac_cap |= ATAC_CAP_DMA | ATAC_CAP_UDMA;
    181       1.1   bouyer 		sc->sc_wdcdev.irqack = pciide_irqack;
    182       1.1   bouyer 	}
    183      1.15  thorpej 	sc->sc_wdcdev.sc_atac.atac_pio_cap = 4;
    184      1.15  thorpej 	sc->sc_wdcdev.sc_atac.atac_dma_cap = 2;
    185       1.1   bouyer 
    186      1.15  thorpej 	sc->sc_wdcdev.sc_atac.atac_set_modes = hpt_setup_channel;
    187      1.15  thorpej 	sc->sc_wdcdev.sc_atac.atac_channels = sc->wdc_chanarray;
    188       1.1   bouyer 	if (sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT366 &&
    189       1.1   bouyer 	    revision == HPT366_REV) {
    190      1.15  thorpej 		sc->sc_wdcdev.sc_atac.atac_nchannels = 1;
    191      1.15  thorpej 		sc->sc_wdcdev.sc_atac.atac_udma_cap = 4;
    192       1.1   bouyer 	} else {
    193      1.15  thorpej 		sc->sc_wdcdev.sc_atac.atac_nchannels = 2;
    194       1.1   bouyer 		if (sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT374 ||
    195       1.7      chs 		    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT372A ||
    196       1.7      chs 		    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT371 ||
    197       1.7      chs 		    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT302 ||
    198       1.1   bouyer 		    (sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT366 &&
    199       1.1   bouyer 		    revision == HPT372_REV))
    200      1.15  thorpej 			sc->sc_wdcdev.sc_atac.atac_udma_cap = 6;
    201       1.1   bouyer 		else
    202      1.15  thorpej 			sc->sc_wdcdev.sc_atac.atac_udma_cap = 5;
    203       1.1   bouyer 	}
    204      1.13  thorpej 
    205      1.13  thorpej 	wdc_allocate_regs(&sc->sc_wdcdev);
    206      1.13  thorpej 
    207      1.15  thorpej 	for (i = 0; i < sc->sc_wdcdev.sc_atac.atac_nchannels; i++) {
    208       1.1   bouyer 		cp = &sc->pciide_channels[i];
    209      1.15  thorpej 		if (sc->sc_wdcdev.sc_atac.atac_nchannels > 1) {
    210       1.1   bouyer 			compatchan = i;
    211       1.1   bouyer 			if((pciide_pci_read(sc->sc_pc, sc->sc_tag,
    212       1.1   bouyer 			   HPT370_CTRL1(i)) & HPT370_CTRL1_EN) == 0) {
    213       1.1   bouyer 				aprint_normal(
    214       1.1   bouyer 				    "%s: %s channel ignored (disabled)\n",
    215      1.15  thorpej 				    sc->sc_wdcdev.sc_atac.atac_dev.dv_xname, cp->name);
    216      1.13  thorpej 				cp->ata_channel.ch_flags |= ATACH_DISABLED;
    217       1.1   bouyer 				continue;
    218       1.5  mycroft 			}
    219       1.5  mycroft 		} else {
    220       1.5  mycroft 			/*
    221       1.5  mycroft 			 * The 366 has 2 PCI IDE functions, one for primary and
    222       1.5  mycroft 			 * one for secondary. So we need to call
    223       1.5  mycroft 			 * pciide_mapregs_compat() with the real channel.
    224       1.5  mycroft 			 */
    225       1.5  mycroft 			if (pa->pa_function == 0)
    226       1.5  mycroft 				compatchan = 0;
    227       1.5  mycroft 			else if (pa->pa_function == 1)
    228       1.5  mycroft 				compatchan = 1;
    229       1.5  mycroft 			else {
    230       1.5  mycroft 				aprint_error("%s: unexpected PCI function %d\n",
    231      1.15  thorpej 				    sc->sc_wdcdev.sc_atac.atac_dev.dv_xname, pa->pa_function);
    232       1.5  mycroft 				return;
    233       1.1   bouyer 			}
    234       1.1   bouyer 		}
    235       1.1   bouyer 		if (pciide_chansetup(sc, i, interface) == 0)
    236       1.1   bouyer 			continue;
    237       1.1   bouyer 		if (interface & PCIIDE_INTERFACE_PCI(i)) {
    238       1.1   bouyer 			pciide_mapregs_native(pa, cp, &cmdsize,
    239       1.1   bouyer 			    &ctlsize, hpt_pci_intr);
    240       1.1   bouyer 		} else {
    241       1.1   bouyer 			pciide_mapregs_compat(pa, cp, compatchan,
    242       1.1   bouyer 			    &cmdsize, &ctlsize);
    243      1.13  thorpej 			if ((cp->ata_channel.ch_flags & ATACH_DISABLED) == 0)
    244      1.10   bouyer 				pciide_map_compat_intr(pa, cp,
    245      1.10   bouyer 				    sc->sc_cy_compatchan);
    246       1.1   bouyer 		}
    247      1.13  thorpej 		wdcattach(&cp->ata_channel);
    248       1.1   bouyer 	}
    249       1.1   bouyer 	if ((sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT366 &&
    250       1.1   bouyer 	    (revision == HPT370_REV || revision == HPT370A_REV ||
    251      1.17    perry 	     revision == HPT372_REV)) ||
    252       1.7      chs 	    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT302 ||
    253       1.7      chs 	    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT371 ||
    254       1.7      chs 	    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT372A ||
    255       1.1   bouyer 	    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT374) {
    256       1.1   bouyer 		/*
    257       1.1   bouyer 		 * HPT370_REV and highter has a bit to disable interrupts,
    258       1.1   bouyer 		 * make sure to clear it
    259       1.1   bouyer 		 */
    260       1.1   bouyer 		pciide_pci_write(sc->sc_pc, sc->sc_tag, HPT_CSEL,
    261       1.1   bouyer 		    pciide_pci_read(sc->sc_pc, sc->sc_tag, HPT_CSEL) &
    262       1.1   bouyer 		    ~HPT_CSEL_IRQDIS);
    263       1.1   bouyer 	}
    264       1.1   bouyer 	/* set clocks, etc (mandatory on 372/4, optional otherwise) */
    265       1.1   bouyer 	if ((sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT366 &&
    266       1.1   bouyer 	     revision == HPT372_REV ) ||
    267       1.7      chs 	    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT302 ||
    268       1.7      chs 	    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT371 ||
    269       1.7      chs 	    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT372A ||
    270       1.1   bouyer 	    sc->sc_pp->ide_product == PCI_PRODUCT_TRIONES_HPT374)
    271       1.1   bouyer 		pciide_pci_write(sc->sc_pc, sc->sc_tag, HPT_SC2,
    272       1.1   bouyer 		    (pciide_pci_read(sc->sc_pc, sc->sc_tag, HPT_SC2) &
    273       1.1   bouyer 		     HPT_SC2_MAEN) | HPT_SC2_OSC_EN);
    274       1.1   bouyer 	return;
    275       1.1   bouyer }
    276       1.1   bouyer 
    277       1.2  thorpej static void
    278      1.13  thorpej hpt_setup_channel(struct ata_channel *chp)
    279       1.1   bouyer {
    280       1.1   bouyer 	struct ata_drive_datas *drvp;
    281      1.16  thorpej 	int drive, s;
    282       1.1   bouyer 	int cable;
    283       1.1   bouyer 	u_int32_t before, after;
    284       1.1   bouyer 	u_int32_t idedma_ctl;
    285      1.14  thorpej 	struct pciide_channel *cp = CHAN_TO_PCHAN(chp);
    286      1.14  thorpej 	struct pciide_softc *sc = CHAN_TO_PCIIDE(chp);
    287       1.1   bouyer 	int revision =
    288       1.1   bouyer 	     PCI_REVISION(pci_conf_read(sc->sc_pc, sc->sc_tag, PCI_CLASS_REG));
    289       1.7      chs 	const u_int32_t *tim_pio, *tim_dma, *tim_udma;
    290       1.1   bouyer 
    291       1.1   bouyer 	cable = pciide_pci_read(sc->sc_pc, sc->sc_tag, HPT_CSEL);
    292       1.1   bouyer 
    293       1.1   bouyer 	/* setup DMA if needed */
    294       1.1   bouyer 	pciide_channel_dma_setup(cp);
    295       1.1   bouyer 
    296       1.1   bouyer 	idedma_ctl = 0;
    297       1.1   bouyer 
    298       1.7      chs 	/* select the timing arrays for the chip */
    299       1.7      chs 	switch (sc->sc_pp->ide_product) {
    300       1.7      chs 	case PCI_PRODUCT_TRIONES_HPT374:
    301       1.7      chs 		tim_udma = hpt374_udma;
    302       1.7      chs 		tim_dma = hpt374_dma;
    303       1.7      chs 		tim_pio = hpt374_pio;
    304       1.7      chs 		break;
    305       1.7      chs 	case PCI_PRODUCT_TRIONES_HPT302:
    306       1.7      chs 	case PCI_PRODUCT_TRIONES_HPT371:
    307       1.7      chs 	case PCI_PRODUCT_TRIONES_HPT372A:
    308       1.7      chs 		tim_udma = hpt372_udma;
    309       1.7      chs 		tim_dma = hpt372_dma;
    310       1.7      chs 		tim_pio = hpt372_pio;
    311       1.7      chs 		break;
    312       1.7      chs 	case PCI_PRODUCT_TRIONES_HPT366:
    313       1.7      chs 	default:
    314       1.7      chs 		switch (revision) {
    315       1.7      chs 		case HPT372_REV:
    316       1.7      chs 			tim_udma = hpt372_udma;
    317       1.7      chs 			tim_dma = hpt372_dma;
    318       1.7      chs 			tim_pio = hpt372_pio;
    319       1.7      chs 			break;
    320       1.7      chs 		case HPT370_REV:
    321       1.7      chs 		case HPT370A_REV:
    322       1.7      chs 			tim_udma = hpt370_udma;
    323       1.7      chs 			tim_dma = hpt370_dma;
    324       1.7      chs 			tim_pio = hpt370_pio;
    325       1.7      chs 			break;
    326       1.7      chs 		case HPT366_REV:
    327       1.7      chs 		default:
    328       1.7      chs 			tim_udma = hpt366_udma;
    329       1.7      chs 			tim_dma = hpt366_dma;
    330       1.7      chs 			tim_pio = hpt366_pio;
    331       1.7      chs 			break;
    332       1.7      chs 		}
    333       1.7      chs 	}
    334       1.7      chs 
    335       1.1   bouyer 	/* Per drive settings */
    336  1.19.2.1     yamt 	for (drive = 0; drive < chp->ch_ndrive; drive++) {
    337       1.1   bouyer 		drvp = &chp->ch_drive[drive];
    338       1.1   bouyer 		/* If no drive, skip */
    339       1.1   bouyer 		if ((drvp->drive_flags & DRIVE) == 0)
    340       1.1   bouyer 			continue;
    341       1.1   bouyer 		before = pci_conf_read(sc->sc_pc, sc->sc_tag,
    342       1.9  thorpej 					HPT_IDETIM(chp->ch_channel, drive));
    343       1.1   bouyer 
    344       1.1   bouyer 		/* add timing values, setup DMA if needed */
    345       1.1   bouyer 		if (drvp->drive_flags & DRIVE_UDMA) {
    346       1.1   bouyer 			/* use Ultra/DMA */
    347      1.16  thorpej 			s = splbio();
    348       1.1   bouyer 			drvp->drive_flags &= ~DRIVE_DMA;
    349      1.16  thorpej 			splx(s);
    350       1.9  thorpej 			if ((cable & HPT_CSEL_CBLID(chp->ch_channel)) != 0 &&
    351       1.1   bouyer 			    drvp->UDMA_mode > 2)
    352       1.1   bouyer 				drvp->UDMA_mode = 2;
    353       1.7      chs 			after = tim_udma[drvp->UDMA_mode];
    354       1.1   bouyer 			idedma_ctl |= IDEDMA_CTL_DRV_DMA(drive);
    355       1.1   bouyer 		} else if (drvp->drive_flags & DRIVE_DMA) {
    356       1.1   bouyer 			/*
    357       1.1   bouyer 			 * use Multiword DMA.
    358       1.1   bouyer 			 * Timings will be used for both PIO and DMA, so adjust
    359       1.1   bouyer 			 * DMA mode if needed
    360       1.1   bouyer 			 */
    361       1.1   bouyer 			if (drvp->PIO_mode >= 3 &&
    362       1.1   bouyer 			    (drvp->DMA_mode + 2) > drvp->PIO_mode) {
    363       1.1   bouyer 				drvp->DMA_mode = drvp->PIO_mode - 2;
    364       1.1   bouyer 			}
    365       1.7      chs 			after = tim_dma[drvp->DMA_mode];
    366       1.1   bouyer 			idedma_ctl |= IDEDMA_CTL_DRV_DMA(drive);
    367       1.1   bouyer 		} else {
    368       1.1   bouyer 			/* PIO only */
    369       1.7      chs 			after = tim_pio[drvp->PIO_mode];
    370       1.1   bouyer 		}
    371       1.1   bouyer 		pci_conf_write(sc->sc_pc, sc->sc_tag,
    372       1.9  thorpej 		    HPT_IDETIM(chp->ch_channel, drive), after);
    373      1.12  thorpej 		ATADEBUG_PRINT(("%s: bus speed register set to 0x%08x "
    374       1.1   bouyer 		    "(BIOS 0x%08x)\n", drvp->drv_softc->dv_xname,
    375       1.1   bouyer 		    after, before), DEBUG_PROBE);
    376       1.1   bouyer 	}
    377       1.1   bouyer 	if (idedma_ctl != 0) {
    378       1.1   bouyer 		/* Add software bits in status register */
    379       1.6     fvdl 		bus_space_write_1(sc->sc_dma_iot, cp->dma_iohs[IDEDMA_CTL], 0,
    380       1.1   bouyer 		    idedma_ctl);
    381       1.1   bouyer 	}
    382       1.1   bouyer }
    383       1.1   bouyer 
    384       1.2  thorpej static int
    385       1.2  thorpej hpt_pci_intr(void *arg)
    386       1.1   bouyer {
    387       1.1   bouyer 	struct pciide_softc *sc = arg;
    388       1.1   bouyer 	struct pciide_channel *cp;
    389      1.13  thorpej 	struct ata_channel *wdc_cp;
    390       1.1   bouyer 	int rv = 0;
    391       1.1   bouyer 	int dmastat, i, crv;
    392       1.1   bouyer 
    393      1.15  thorpej 	for (i = 0; i < sc->sc_wdcdev.sc_atac.atac_nchannels; i++) {
    394       1.6     fvdl 		cp = &sc->pciide_channels[i];
    395       1.6     fvdl 		dmastat = bus_space_read_1(sc->sc_dma_iot,
    396       1.6     fvdl 		    cp->dma_iohs[IDEDMA_CTL], 0);
    397       1.1   bouyer 		if((dmastat & ( IDEDMA_CTL_ACT | IDEDMA_CTL_INTR)) !=
    398       1.1   bouyer 		    IDEDMA_CTL_INTR)
    399       1.1   bouyer 			continue;
    400      1.13  thorpej 		wdc_cp = &cp->ata_channel;
    401       1.1   bouyer 		crv = wdcintr(wdc_cp);
    402       1.1   bouyer 		if (crv == 0) {
    403       1.1   bouyer 			printf("%s:%d: bogus intr\n",
    404      1.15  thorpej 			    sc->sc_wdcdev.sc_atac.atac_dev.dv_xname, i);
    405       1.6     fvdl 			bus_space_write_1(sc->sc_dma_iot,
    406       1.6     fvdl 			    cp->dma_iohs[IDEDMA_CTL], 0, dmastat);
    407       1.1   bouyer 		} else
    408       1.1   bouyer 			rv = 1;
    409       1.1   bouyer 	}
    410       1.1   bouyer 	return rv;
    411       1.1   bouyer }
    412