Home | History | Annotate | Line # | Download | only in pci
pciide_cmd_reg.h revision 1.15.52.1
      1  1.15.52.1      mjf /*	$NetBSD: pciide_cmd_reg.h,v 1.15.52.1 2008/02/18 21:05:58 mjf Exp $	*/
      2        1.2   bouyer 
      3        1.2   bouyer /*
      4        1.2   bouyer  * Copyright (c) 1998 Manuel Bouyer.
      5        1.2   bouyer  *
      6        1.2   bouyer  * Redistribution and use in source and binary forms, with or without
      7        1.2   bouyer  * modification, are permitted provided that the following conditions
      8        1.2   bouyer  * are met:
      9        1.2   bouyer  * 1. Redistributions of source code must retain the above copyright
     10        1.2   bouyer  *    notice, this list of conditions and the following disclaimer.
     11        1.2   bouyer  * 2. Redistributions in binary form must reproduce the above copyright
     12        1.2   bouyer  *    notice, this list of conditions and the following disclaimer in the
     13        1.2   bouyer  *    documentation and/or other materials provided with the distribution.
     14        1.2   bouyer  * 3. All advertising materials mentioning features or use of this software
     15        1.2   bouyer  *    must display the following acknowledgement:
     16       1.12   bouyer  *	This product includes software developed by Manuel Bouyer.
     17       1.13   bouyer  * 4. The name of the author may not be used to endorse or promote products
     18       1.13   bouyer  *    derived from this software without specific prior written permission.
     19        1.2   bouyer  *
     20        1.6   bouyer  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     21        1.6   bouyer  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     22        1.6   bouyer  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     23       1.14    perry  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     24        1.6   bouyer  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     25        1.6   bouyer  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     26        1.6   bouyer  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     27        1.6   bouyer  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     28        1.6   bouyer  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
     29        1.6   bouyer  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     30        1.2   bouyer  *
     31        1.2   bouyer  */
     32        1.2   bouyer 
     33        1.2   bouyer /*
     34        1.2   bouyer  * Registers definitions for CMD Technologies's PCI 064x IDE controllers.
     35        1.2   bouyer  * Available from http://www.cmd.com/
     36        1.2   bouyer  */
     37        1.2   bouyer 
     38        1.9   bouyer /* Interesting revision of the 0646 */
     39        1.8   bouyer #define CMD0646U2_REV 0x05
     40        1.9   bouyer #define CMD0646U_REV 0x03
     41        1.8   bouyer 
     42        1.3   bouyer /* Configuration (RO) */
     43        1.3   bouyer #define CMD_CONF 0x50
     44        1.7   bouyer #define CMD_CONF_REV_MASK	0x03 /* 0640/3/6 only */
     45        1.3   bouyer #define CMD_CONF_DRV0_INTR	0x04
     46        1.7   bouyer #define CMD_CONF_DEVID		0x18 /* 0640/3/6 only */
     47        1.7   bouyer #define CMD_CONF_VESAPRT	0x20 /* 0640/3/6 only */
     48        1.3   bouyer #define CMD_CONF_DSA1		0x40
     49        1.7   bouyer #define CMD_CONF_DSA0		0x80 /* 0640/3/6 only */
     50        1.3   bouyer 
     51        1.3   bouyer /* Control register (RW) */
     52        1.3   bouyer #define CMD_CTRL 0x51
     53        1.7   bouyer #define CMD_CTRL_HR_FIFO		0x01 /* 0640/3/6 only */
     54        1.7   bouyer #define CMD_CTRL_HW_FIFO		0x02 /* 0640/3/6 only */
     55        1.3   bouyer #define CMD_CTRL_DEVSEL			0x04
     56        1.3   bouyer #define CMD_CTRL_2PORT			0x08
     57        1.7   bouyer #define CMD_CTRL_PAR			0x10 /* 0640/3/6 only */
     58        1.7   bouyer #define CMD_CTRL_HW_HLD			0x20 /* 0640/3/6 only */
     59        1.3   bouyer #define CMD_CTRL_DRV0_RAHEAD		0x40
     60        1.3   bouyer #define CMD_CTRL_DRV1_RAHEAD		0x80
     61        1.2   bouyer 
     62        1.3   bouyer /*
     63        1.3   bouyer  * data read/write timing registers . 0640 uses the same for drive 0 and 1
     64        1.3   bouyer  * on the secondary channel
     65        1.3   bouyer  */
     66        1.3   bouyer #define CMD_DATA_TIM(chan, drive) \
     67        1.3   bouyer 	(((chan) == 0) ? \
     68        1.3   bouyer 		((drive) == 0) ? 0x54: 0x56 \
     69        1.3   bouyer 		: \
     70        1.3   bouyer 		((drive) == 0) ? 0x58 : 0x5b)
     71        1.5   bouyer 
     72        1.5   bouyer /* secondary channel status and addr timings */
     73        1.5   bouyer #define CMD_ARTTIM23	0x57
     74        1.5   bouyer #define CMD_ARTTIM23_IRQ	0x10
     75        1.5   bouyer #define CMD_ARTTIM23_RHAEAD(d)	((0x4) << (d))
     76        1.4   bouyer 
     77        1.4   bouyer /* DMA master read mode select */
     78        1.4   bouyer #define CMD_DMA_MODE 0x71
     79        1.8   bouyer #define CMD_DMA_MASK		0x03
     80        1.4   bouyer #define CMD_DMA			0x00
     81        1.4   bouyer #define CMD_DMA_MULTIPLE	0x01
     82        1.8   bouyer #define CMD_DMA_LINE		0x03
     83        1.8   bouyer /* the followings bits are only for 0646U/646U2/648/649 */
     84        1.8   bouyer #define CMD_DMA_IRQ(chan) 	(0x4 << (chan))
     85        1.8   bouyer #define CMD_DMA_IRQ_DIS(chan) 	(0x10 << (chan))
     86        1.8   bouyer #define CMD_DMA_RST		0x40
     87        1.7   bouyer 
     88        1.8   bouyer /* the followings are only for 0646U/646U2/648/649 */
     89        1.7   bouyer /* busmaster control/status register */
     90        1.7   bouyer #define CMD_BICSR	0x79
     91        1.7   bouyer #define CMD_BICSR_80(chan)	(0x01 << (chan))
     92        1.7   bouyer /* Ultra/DMA timings reg */
     93        1.7   bouyer #define CMD_UDMATIM(channel)	(0x73 + (8 * (channel)))
     94        1.7   bouyer #define CMD_UDMATIM_UDMA(drive)	(0x01 << (drive))
     95        1.7   bouyer #define CMD_UDMATIM_UDMA33(drive) (0x04 << (drive))
     96        1.7   bouyer #define CMD_UDMATIM_TIM_MASK	0x3
     97        1.7   bouyer #define CMD_UDMATIM_TIM_OFF(drive) (4 + ((drive) * 2))
     98  1.15.52.1      mjf static const int8_t cmd0646_9_tim_udma[] __unused =
     99       1.11   bouyer     {0x03, 0x02, 0x01, 0x02, 0x01, 0x00};
    100        1.2   bouyer 
    101        1.3   bouyer /*
    102        1.7   bouyer  * timings values for the 0643/6/8/9
    103        1.3   bouyer  * for all dma_mode we have to have
    104        1.3   bouyer  * DMA_timings(dma_mode) >= PIO_timings(dma_mode + 2)
    105        1.3   bouyer  */
    106  1.15.52.1      mjf static const int8_t cmd0643_9_data_tim_pio[] __unused =
    107       1.10  thorpej     {0xA9, 0x57, 0x44, 0x32, 0x3F};
    108  1.15.52.1      mjf static const int8_t cmd0643_9_data_tim_dma[] __unused =
    109       1.10  thorpej     {0x87, 0x32, 0x3F};
    110