Home | History | Annotate | Line # | Download | only in pci
pciide_cmd_reg.h revision 1.6
      1  1.6  bouyer /*	$NetBSD: pciide_cmd_reg.h,v 1.6 2000/05/15 08:46:01 bouyer Exp $	*/
      2  1.2  bouyer 
      3  1.2  bouyer /*
      4  1.2  bouyer  * Copyright (c) 1998 Manuel Bouyer.
      5  1.2  bouyer  *
      6  1.2  bouyer  * Redistribution and use in source and binary forms, with or without
      7  1.2  bouyer  * modification, are permitted provided that the following conditions
      8  1.2  bouyer  * are met:
      9  1.2  bouyer  * 1. Redistributions of source code must retain the above copyright
     10  1.2  bouyer  *    notice, this list of conditions and the following disclaimer.
     11  1.2  bouyer  * 2. Redistributions in binary form must reproduce the above copyright
     12  1.2  bouyer  *    notice, this list of conditions and the following disclaimer in the
     13  1.2  bouyer  *    documentation and/or other materials provided with the distribution.
     14  1.2  bouyer  * 3. All advertising materials mentioning features or use of this software
     15  1.2  bouyer  *    must display the following acknowledgement:
     16  1.2  bouyer  *	This product includes software developed by the University of
     17  1.2  bouyer  *	California, Berkeley and its contributors.
     18  1.2  bouyer  * 4. Neither the name of the University nor the names of its contributors
     19  1.2  bouyer  *    may be used to endorse or promote products derived from this software
     20  1.2  bouyer  *    without specific prior written permission.
     21  1.2  bouyer  *
     22  1.6  bouyer  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
     23  1.6  bouyer  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
     24  1.6  bouyer  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
     25  1.6  bouyer  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
     26  1.6  bouyer  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
     27  1.6  bouyer  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
     28  1.6  bouyer  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
     29  1.6  bouyer  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
     30  1.6  bouyer  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
     31  1.6  bouyer  * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
     32  1.2  bouyer  *
     33  1.2  bouyer  */
     34  1.2  bouyer 
     35  1.2  bouyer /*
     36  1.2  bouyer  * Registers definitions for CMD Technologies's PCI 064x IDE controllers.
     37  1.2  bouyer  * Available from http://www.cmd.com/
     38  1.2  bouyer  */
     39  1.2  bouyer 
     40  1.3  bouyer /* Configuration (RO) */
     41  1.3  bouyer #define CMD_CONF 0x50
     42  1.3  bouyer #define CMD_CONF_REV_MASK	0x03
     43  1.3  bouyer #define CMD_CONF_DRV0_INTR	0x04
     44  1.3  bouyer #define CMD_CONF_DEVID		0x18
     45  1.3  bouyer #define CMD_CONF_VESAPRT	0x20
     46  1.3  bouyer #define CMD_CONF_DSA1		0x40
     47  1.3  bouyer #define CMD_CONF_DSA0		0x80
     48  1.3  bouyer 
     49  1.3  bouyer /* Control register (RW) */
     50  1.3  bouyer #define CMD_CTRL 0x51
     51  1.3  bouyer #define CMD_CTRL_HR_FIFO		0x01
     52  1.3  bouyer #define CMD_CTRL_HW_FIFO		0x02
     53  1.3  bouyer #define CMD_CTRL_DEVSEL			0x04
     54  1.3  bouyer #define CMD_CTRL_2PORT			0x08
     55  1.3  bouyer #define CMD_CTRL_PAR			0x10
     56  1.3  bouyer #define CMD_CTRL_HW_HLD			0x20
     57  1.3  bouyer #define CMD_CTRL_DRV0_RAHEAD		0x40
     58  1.3  bouyer #define CMD_CTRL_DRV1_RAHEAD		0x80
     59  1.2  bouyer 
     60  1.3  bouyer /*
     61  1.3  bouyer  * data read/write timing registers . 0640 uses the same for drive 0 and 1
     62  1.3  bouyer  * on the secondary channel
     63  1.3  bouyer  */
     64  1.3  bouyer #define CMD_DATA_TIM(chan, drive) \
     65  1.3  bouyer 	(((chan) == 0) ? \
     66  1.3  bouyer 		((drive) == 0) ? 0x54: 0x56 \
     67  1.3  bouyer 		: \
     68  1.3  bouyer 		((drive) == 0) ? 0x58 : 0x5b)
     69  1.5  bouyer 
     70  1.5  bouyer /* secondary channel status and addr timings */
     71  1.5  bouyer #define CMD_ARTTIM23	0x57
     72  1.5  bouyer #define CMD_ARTTIM23_IRQ	0x10
     73  1.5  bouyer #define CMD_ARTTIM23_RHAEAD(d)	((0x4) << (d))
     74  1.4  bouyer 
     75  1.4  bouyer /* DMA master read mode select */
     76  1.4  bouyer #define CMD_DMA_MODE 0x71
     77  1.4  bouyer #define CMD_DMA			0x00
     78  1.4  bouyer #define CMD_DMA_MULTIPLE	0x01
     79  1.4  bouyer #define CMD_DMA_LINE		0x10
     80  1.3  bouyer 
     81  1.2  bouyer 
     82  1.3  bouyer /*
     83  1.3  bouyer  * timings values for the 0643 and 0x646
     84  1.3  bouyer  * for all dma_mode we have to have
     85  1.3  bouyer  * DMA_timings(dma_mode) >= PIO_timings(dma_mode + 2)
     86  1.3  bouyer  */
     87  1.3  bouyer static int8_t cmd0643_6_data_tim_pio[] = {0xA9, 0x57, 0x44, 0x32, 0x3F};
     88  1.3  bouyer static int8_t cmd0643_6_data_tim_dma[] = {0x87, 0x32, 0x3F};
     89