Home | History | Annotate | Line # | Download | only in scsipi
scsi_disk.h revision 1.32.16.1
      1 /*	$NetBSD: scsi_disk.h,v 1.32.16.1 2020/04/08 14:08:12 martin Exp $	*/
      2 
      3 /*
      4  * SCSI-specific interface description
      5  */
      6 
      7 /*
      8  * Some lines of this file come from a file of the name "scsi.h"
      9  * distributed by OSF as part of mach2.5,
     10  *  so the following disclaimer has been kept.
     11  *
     12  * Copyright 1990 by Open Software Foundation,
     13  * Grenoble, FRANCE
     14  *
     15  * 		All Rights Reserved
     16  *
     17  *   Permission to use, copy, modify, and distribute this software and
     18  * its documentation for any purpose and without fee is hereby granted,
     19  * provided that the above copyright notice appears in all copies and
     20  * that both the copyright notice and this permission notice appear in
     21  * supporting documentation, and that the name of OSF or Open Software
     22  * Foundation not be used in advertising or publicity pertaining to
     23  * distribution of the software without specific, written prior
     24  * permission.
     25  *
     26  *   OSF DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE
     27  * INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS,
     28  * IN NO EVENT SHALL OSF BE LIABLE FOR ANY SPECIAL, INDIRECT, OR
     29  * CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM
     30  * LOSS OF USE, DATA OR PROFITS, WHETHER IN ACTION OF CONTRACT,
     31  * NEGLIGENCE, OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION
     32  * WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
     33  */
     34 
     35 /*
     36  * Largely written by Julian Elischer (julian (at) tfs.com)
     37  * for TRW Financial Systems.
     38  *
     39  * TRW Financial Systems, in accordance with their agreement with Carnegie
     40  * Mellon University, makes this software available to CMU to distribute
     41  * or use in any manner that they see fit as long as this message is kept with
     42  * the software. For this reason TFS also grants any other persons or
     43  * organisations permission to use or modify this software.
     44  *
     45  * TFS supplies this software to be publicly redistributed
     46  * on the understanding that TFS is not responsible for the correct
     47  * functioning of this software in any circumstances.
     48  *
     49  * Ported to run under 386BSD by Julian Elischer (julian (at) tfs.com) Sept 1992
     50  */
     51 
     52 /*
     53  * SCSI command format
     54  */
     55 #ifndef _DEV_SCSIPI_SCSI_DISK_H_
     56 #define _DEV_SCSIPI_SCSI_DISK_H_
     57 
     58 /*
     59  * XXX Is this also used by ATAPI?
     60  */
     61 #define	SCSI_FORMAT_UNIT		0x04
     62 struct scsi_format_unit {
     63 	u_int8_t opcode;
     64 	u_int8_t flags;
     65 #define	SFU_DLF_MASK	0x07
     66 #define	SFU_CMPLST	0x08
     67 #define	SFU_FMTDATA	0x10
     68 	u_int8_t vendor_specific;
     69 	u_int8_t interleave[2];
     70 	u_int8_t control;
     71 };
     72 
     73 /*
     74  * If the FmtData bit is set, a FORMAT UNIT parameter list is transferred
     75  * to the target during the DATA OUT phase.  The parameter list includes
     76  *
     77  *	Defect list header
     78  *	Initialization pattern descriptor (if any)
     79  *	Defect descriptor(s) (if any)
     80  */
     81 
     82 struct scsi_format_unit_defect_list_header {
     83 	u_int8_t reserved;
     84 	u_int8_t flags;
     85 #define	DLH_VS		0x01		/* vendor specific */
     86 #define	DLH_IMMED	0x02		/* immediate return */
     87 #define	DLH_DSP		0x04		/* disable saving parameters */
     88 #define	DLH_IP		0x08		/* initialization pattern */
     89 #define	DLH_STPF	0x10		/* stop format */
     90 #define	DLH_DCRT	0x20		/* disable certification */
     91 #define	DLH_DPRY	0x40		/* disable primary */
     92 #define	DLH_FOV		0x80		/* format options valid */
     93 	u_int8_t defect_lst_len[2];
     94 };
     95 
     96 /*
     97  * See Table 117 of the SCSI-2 specification for a description of
     98  * the IP modifier.
     99  */
    100 struct scsi_initialization_pattern_descriptor {
    101 	u_int8_t ip_modifier;
    102 	u_int8_t pattern_type;
    103 #define	IP_TYPE_DEFAULT		0x01
    104 #define	IP_TYPE_REPEAT		0x01
    105 				/* 0x02 -> 0x7f: reserved */
    106 				/* 0x80 -> 0xff: vendor-specific */
    107 	u_int8_t pattern_length[2];
    108 #if 0
    109 	u_int8_t pattern[...];
    110 #endif
    111 };
    112 
    113 /*
    114  * Defect desciptors.  These are used as the defect lists in the FORMAT UNIT
    115  * and READ DEFECT DATA commands, and as the translate page of the
    116  * SEND DIAGNOSTIC and RECEIVE DIAGNOSTIC RESULTS commands.
    117  */
    118 
    119 /* Block format */
    120 struct scsi_defect_descriptor_bf {
    121 	u_int8_t block_address[4];
    122 };
    123 
    124 /* Bytes from index format */
    125 struct scsi_defect_descriptor_bfif {
    126 	u_int8_t cylinder[3];
    127 	u_int8_t head;
    128 	u_int8_t bytes_from_index[4];
    129 };
    130 
    131 /* Physical sector format */
    132 struct scsi_defect_descriptor_psf {
    133 	u_int8_t cylinder[3];
    134 	u_int8_t head;
    135 	u_int8_t sector[4];
    136 };
    137 
    138 /*
    139  * XXX for now this isn't in the ATAPI specs, but if there are on day
    140  * ATAPI hard disks, it is likely that they implement this command (or a
    141  * command like this ?
    142  */
    143 #define	SCSI_REASSIGN_BLOCKS		0x07
    144 struct scsi_reassign_blocks {
    145 	u_int8_t opcode;
    146 	u_int8_t byte2;
    147 	u_int8_t unused[3];
    148 	u_int8_t control;
    149 };
    150 
    151 /*
    152  * XXX Is this also used by ATAPI?
    153  */
    154 #define	SCSI_REZERO_UNIT		0x01
    155 struct scsi_rezero_unit {
    156 	u_int8_t opcode;
    157 	u_int8_t byte2;
    158 	u_int8_t reserved[3];
    159 	u_int8_t control;
    160 };
    161 
    162 #define	SCSI_READ_6_COMMAND		0x08
    163 #define SCSI_WRITE_6_COMMAND		0x0a
    164 struct scsi_rw_6 {
    165 	u_int8_t opcode;
    166 	u_int8_t addr[3];
    167 #define	SRW_TOPADDR	0x1F	/* only 5 bits here */
    168 	u_int8_t length;
    169 	u_int8_t control;
    170 };
    171 
    172 /*
    173  * XXX Does ATAPI have an equivalent?
    174  */
    175 #define	SCSI_SYNCHRONIZE_CACHE_10	0x35
    176 struct scsi_synchronize_cache_10 {
    177 	u_int8_t opcode;
    178 	u_int8_t flags;
    179 #define	SSC_RELADR	0x01		/* obsolete */
    180 #define	SSC_IMMED	0x02
    181 #define	SSC_SYNC_NV	0x04
    182 	u_int8_t addr[4];
    183 	u_int8_t byte7;
    184 	u_int8_t length[2];
    185 	u_int8_t control;
    186 };
    187 
    188 /*
    189  * XXX Does ATAPI have an equivalent?
    190  */
    191 #define SCSI_READ_DEFECT_DATA		0x37
    192 struct scsi_read_defect_data {
    193 	 u_int8_t opcode;
    194 	 u_int8_t byte2;
    195 #define RDD_PRIMARY	0x10
    196 #define RDD_GROWN	0x08
    197 #define RDD_BF		0x00
    198 #define RDD_BFIF	0x04
    199 #define RDD_PSF		0x05
    200 	 u_int8_t flags;
    201 	 u_int8_t reserved[4];
    202 	 u_int8_t length[2];
    203 	 u_int8_t control;
    204 };
    205 
    206 #define	SCSI_SYNCHRONIZE_CACHE_16	0x91
    207 struct scsi_synchronize_cache_16 {
    208 	u_int8_t opcode;
    209 	u_int8_t flags;			/* see SYNCHRONIZE CACHE (10) */
    210 	u_int8_t addr[8];
    211 	u_int8_t length[4];
    212 	u_int8_t byte15;
    213 	u_int8_t control;
    214 };
    215 
    216 /* DATAs definitions for the above commands */
    217 
    218 struct scsi_reassign_blocks_data {
    219 	u_int8_t reserved[2];
    220 	u_int8_t length[2];
    221 	struct {
    222 		u_int8_t dlbaddr[4];
    223 	} defect_descriptor[1];
    224 };
    225 
    226 struct scsi_read_defect_data_data {
    227 	u_int8_t reserved;
    228 	u_int8_t flags;
    229 	u_int8_t length[2];
    230 	union scsi_defect_descriptor {
    231 		struct scsi_defect_descriptor_bf bf;
    232 		struct scsi_defect_descriptor_bfif bfif;
    233 		struct scsi_defect_descriptor_psf psf;
    234 	} defect_descriptor[1];
    235 };
    236 
    237 union scsi_disk_pages {
    238 #define	DISK_PGCODE	0x3F	/* only 6 bits valid */
    239 	struct page_err_recov {
    240 		u_int8_t pg_code;	/* page code (should be 1) */
    241 		u_int8_t pg_length;	/* page length (should be 0x0a) */
    242 		u_int8_t flags;		/* error recovery flags */
    243 #define	ERR_RECOV_DCR	0x01		/* disable correction */
    244 #define	ERR_RECOV_DTE	0x02		/* disable transfer on error */
    245 #define	ERR_RECOV_PER	0x04		/* post error */
    246 #define	ERR_RECOV_EER	0x08		/* enable early recovery */
    247 #define	ERR_RECOV_RC	0x10		/* read continuous */
    248 #define	ERR_RECOV_TB	0x20		/* transfer block */
    249 #define	ERR_RECOV_ARRE	0x40		/* autom. read reallocation enable */
    250 #define	ERR_RECOV_AWRE	0x80		/* autom. write reallocation enable */
    251 		u_int8_t rd_retry_ct;	/* read retry count */
    252 		u_int8_t corr_span;	/* correction span */
    253 		u_int8_t hd_off_ct;	/* head offset count */
    254 		u_int8_t dat_strb_off_ct; /* data strobe offset count */
    255 		u_int8_t reserved1;
    256 		u_int8_t wr_retry_ct;	/* write retry count */
    257 		u_int8_t reserved2;
    258 		u_int8_t recov_tm_lim[2]; /* recovery time limit */
    259 	} err_recov_params;
    260 	struct page_disk_format {
    261 		u_int8_t pg_code;	/* page code (should be 3) */
    262 		u_int8_t pg_length;	/* page length (should be 0x16) */
    263 		u_int8_t trk_z[2];	/* tracks per zone */
    264 		u_int8_t alt_sec[2];	/* alternate sectors per zone */
    265 		u_int8_t alt_trk_z[2];	/* alternate tracks per zone */
    266 		u_int8_t alt_trk_v[2];	/* alternate tracks per volume */
    267 		u_int8_t ph_sec_t[2];	/* physical sectors per track */
    268 		u_int8_t bytes_s[2];	/* bytes per sector */
    269 		u_int8_t interleave[2];	/* interleave */
    270 		u_int8_t trk_skew[2];	/* track skew factor */
    271 		u_int8_t cyl_skew[2];	/* cylinder skew */
    272 		u_int8_t flags;		/* various */
    273 #define	DISK_FMT_SURF	0x10
    274 #define	DISK_FMT_RMB	0x20
    275 #define	DISK_FMT_HSEC	0x40
    276 #define	DISK_FMT_SSEC	0x80
    277 		u_int8_t reserved1;
    278 		u_int8_t reserved2;
    279 		u_int8_t reserved3;
    280 	} disk_format;
    281 	struct page_rigid_geometry {
    282 		u_int8_t pg_code;	/* page code (should be 4) */
    283 		u_int8_t pg_length;	/* page length (should be 0x16)	*/
    284 		u_int8_t ncyl[3];	/* number of cylinders */
    285 		u_int8_t nheads;	/* number of heads */
    286 		u_int8_t st_cyl_wp[3];	/* starting cyl., write precomp */
    287 		u_int8_t st_cyl_rwc[3];	/* starting cyl., red. write cur */
    288 		u_int8_t driv_step[2];	/* drive step rate */
    289 		u_int8_t land_zone[3];	/* landing zone cylinder */
    290 		u_int8_t sp_sync_ctl;	/* spindle synch control */
    291 #define SPINDLE_SYNCH_MASK	0x03	/* mask of valid bits */
    292 #define SPINDLE_SYNCH_NONE	0x00	/* synch disabled or not supported */
    293 #define SPINDLE_SYNCH_SLAVE	0x01	/* disk is a slave */
    294 #define SPINDLE_SYNCH_MASTER	0x02	/* disk is a master */
    295 #define SPINDLE_SYNCH_MCONTROL	0x03	/* disk is a master control */
    296 		u_int8_t rot_offset;	/* rotational offset (for spindle synch) */
    297 		u_int8_t reserved1;
    298 		u_int8_t rpm[2];	/* media rotation speed */
    299 		u_int8_t reserved2;
    300 		u_int8_t reserved3;
    301     	} rigid_geometry;
    302 	struct page_flex_geometry {
    303 		u_int8_t pg_code;	/* page code (should be 5) */
    304 		u_int8_t pg_length;	/* page length (should be 0x1e) */
    305 		u_int8_t xfr_rate[2];
    306 		u_int8_t nheads;	/* number of heads */
    307 		u_int8_t ph_sec_tr;	/* physical sectors per track */
    308 		u_int8_t bytes_s[2];	/* bytes per sector */
    309 		u_int8_t ncyl[2];	/* number of cylinders */
    310 		u_int8_t st_cyl_wp[2];	/* start cyl., write precomp */
    311 		u_int8_t st_cyl_rwc[2];	/* start cyl., red. write cur */
    312 		u_int8_t driv_step[2];	/* drive step rate */
    313 		u_int8_t driv_step_w;	/* drive step pulse width */
    314 		u_int8_t head_settle[2];/* head settle delay */
    315 		u_int8_t motor_on;	/* motor on delay */
    316 		u_int8_t motor_off;	/* motor off delay */
    317 		u_int8_t flags;		/* various flags */
    318 #define MOTOR_ON		0x20	/* motor on (pin 16)? */
    319 #define START_AT_SECTOR_1	0x40	/* start at sector 1  */
    320 #define READY_VALID		0x20	/* RDY (pin 34) valid */
    321 		u_int8_t step_p_cyl;	/* step pulses per cylinder */
    322 		u_int8_t write_pre;	/* write precompensation */
    323 		u_int8_t head_load;	/* head load delay */
    324 		u_int8_t head_unload;	/* head unload delay */
    325 		u_int8_t pin_34_2;	/* pin 34 (6) pin 2 (7/11) definition */
    326 		u_int8_t pin_4_1;	/* pin 4 (8/9) pin 1 (13) definition */
    327 		u_int8_t rpm[2];	/* rotational rate */
    328 		u_int8_t reserved1;
    329 		u_int8_t reserved2;
    330 	} flex_geometry;
    331 	struct page_caching {
    332 		u_int8_t pg_code;	/* page code (should be 8) */
    333 		u_int8_t pg_length;	/* page length (should be 0x0a) */
    334 		u_int8_t flags;		/* cache parameter flags */
    335 #define	CACHING_RCD	0x01		/* read cache disable */
    336 #define	CACHING_MF	0x02		/* multiplcation factor */
    337 #define	CACHING_WCE	0x04		/* write cache enable (write-back) */
    338 #define	CACHING_SIZE	0x08		/* use CACHE SEGMENT SIZE */
    339 #define	CACHING_DISC	0x10		/* pftch across time discontinuities */
    340 #define	CACHING_CAP	0x20		/* caching analysis permitted */
    341 #define	CACHING_ABPF	0x40		/* abort prefetch */
    342 #define	CACHING_IC	0x80		/* initiator control */
    343 		u_int8_t ret_prio;	/* retention priority */
    344 #define	READ_RET_PRIO_SHIFT 4
    345 #define	RET_PRIO_DONT_DISTINGUISH	0x0
    346 #define	RET_PRIO_REPLACE_READ_WRITE	0x1
    347 #define	RET_PRIO_REPLACE_PREFETCH	0xf
    348 		u_int8_t dis_prefetch_xfer_len[2];
    349 		u_int8_t min_prefetch[2];
    350 		u_int8_t max_prefetch[2];
    351 		u_int8_t max_prefetch_ceiling[2];
    352 		u_int8_t flags2;	/* additional cache param flags */
    353 #define	CACHING2_VS0	0x08		/* vendor specific bit */
    354 #define	CACHING2_VS1	0x10		/* vendor specific bit */
    355 #define	CACHING2_DRA	0x20		/* disable read ahead */
    356 #define	CACHING2_LBCSS	0x40		/* CACHE SEGMENT SIZE is blocks */
    357 #define	CACHING2_FSW	0x80		/* force sequential write */
    358 		u_int8_t num_cache_segments;
    359 		u_int8_t cache_segment_size[2];
    360 		u_int8_t reserved1;
    361 		u_int8_t non_cache_segment_size[2];
    362 	} caching_params;
    363 	struct page_control {
    364 		u_int8_t pg_code;	/* page code (should be 0x0a) */
    365 		u_int8_t pg_length;	/* page length (should be 0x0a) */
    366 		u_int8_t ctl_flags1;	/* First set of flags */
    367 #define CTL1_TST_PER_INTR 	0x40	/* Task set per initiator */
    368 #define CTL1_TST_FIELD		0xe0	/* Full field */
    369 #define CTL1_D_SENSE		0x04	/* Descriptor-format sense return */
    370 #define CTL1_GLTSD		0x02	/* Glob. Log Targ. Save Disable */
    371 #define CTL1_RLEC		0x01	/* Rpt Logging Exception Condition */
    372 		u_int8_t ctl_flags2;	/* Second set of flags */
    373 #define CTL2_QAM_UNRESTRICT 0x10	/* Unrestricted reordering allowed */
    374 #define CTL2_QAM_FIELD		0xf0	/* Full Queue alogo. modifier field */
    375 #define CTL2_QERR_ABRT		0x02	/* Queue error - abort all */
    376 #define CTL2_QERR_ABRT_SELF	0x06	/* Queue error - abort intr's */
    377 #define CTL2_QERR_FIELD		0x06	/* Full field */
    378 #define CTL2_DQUE		0x01	/* Disable queuing */
    379 		u_int8_t ctl_flags3;	/* Third set of flags */
    380 #define CTL3_TAS		0x80	/* other-intr aborts generate status */
    381 #define CTL3_RAC		0x40	/* Report A Check */
    382 #define CTL3_UAIC_RET		0x10	/* retain UA, see SPC-3 */
    383 #define CTL3_UAIC_RET_EST	0x30	/* retain UA and establish UA */
    384 #define CTL3_UA_INTRLOCKS	0x30	/* UA Interlock control field */
    385 #define CTL3_SWP		0x08	/* Software write protect */
    386 #define CTL3_RAERP		0x04	/* (unit) Ready AER Permission */
    387 #define CTL3_UAAERP		0x02	/* Unit Attention AER Permission */
    388 #define CTL3_EAERP		0x01	/* Error AER Permission */
    389 		u_int8_t ctl_autoload;	/* autoload mode control */
    390 #define CTL_AUTOLOAD_FIELD	0x07	/* autoload field */
    391 		u_int8_t ctl_r_hld[2];	/* RAERP holdoff period */
    392 		u_int8_t ctl_busy[2];	/* busy timeout period */
    393 		u_int8_t ctl_selt[2];	/* extended self-test completion time */
    394 	} control_params;
    395 };
    396 
    397 #endif /* _DEV_SCSIPI_SCSI_DISK_H_ */
    398