Home | History | Annotate | Line # | Download | only in usb
if_mue.c revision 1.60.6.1
      1  1.60.6.1   thorpej /*	$NetBSD: if_mue.c,v 1.60.6.1 2021/08/01 22:42:31 thorpej Exp $	*/
      2       1.1       rin /*	$OpenBSD: if_mue.c,v 1.3 2018/08/04 16:42:46 jsg Exp $	*/
      3       1.1       rin 
      4       1.1       rin /*
      5       1.1       rin  * Copyright (c) 2018 Kevin Lo <kevlo (at) openbsd.org>
      6       1.1       rin  *
      7       1.1       rin  * Permission to use, copy, modify, and distribute this software for any
      8       1.1       rin  * purpose with or without fee is hereby granted, provided that the above
      9       1.1       rin  * copyright notice and this permission notice appear in all copies.
     10       1.1       rin  *
     11       1.1       rin  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
     12       1.1       rin  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
     13       1.1       rin  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
     14       1.1       rin  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
     15       1.1       rin  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
     16       1.1       rin  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
     17       1.1       rin  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
     18       1.1       rin  */
     19       1.1       rin 
     20       1.1       rin /* Driver for Microchip LAN7500/LAN7800 chipsets. */
     21       1.1       rin 
     22       1.1       rin #include <sys/cdefs.h>
     23  1.60.6.1   thorpej __KERNEL_RCSID(0, "$NetBSD: if_mue.c,v 1.60.6.1 2021/08/01 22:42:31 thorpej Exp $");
     24       1.1       rin 
     25       1.1       rin #ifdef _KERNEL_OPT
     26       1.1       rin #include "opt_usb.h"
     27       1.1       rin #include "opt_inet.h"
     28       1.1       rin #endif
     29       1.1       rin 
     30       1.1       rin #include <sys/param.h>
     31      1.52       mrg 
     32      1.52       mrg #include <dev/usb/usbnet.h>
     33       1.1       rin 
     34       1.1       rin #include <dev/usb/if_muereg.h>
     35       1.1       rin #include <dev/usb/if_muevar.h>
     36       1.1       rin 
     37      1.52       mrg #define MUE_PRINTF(un, fmt, args...)					\
     38      1.52       mrg 	device_printf((un)->un_dev, "%s: " fmt, __func__, ##args);
     39       1.1       rin 
     40       1.1       rin #ifdef USB_DEBUG
     41       1.1       rin int muedebug = 0;
     42      1.52       mrg #define DPRINTF(un, fmt, args...)					\
     43      1.45   msaitoh 	do {								\
     44       1.1       rin 		if (muedebug)						\
     45      1.52       mrg 			MUE_PRINTF(un, fmt, ##args);			\
     46       1.1       rin 	} while (0 /* CONSTCOND */)
     47       1.1       rin #else
     48      1.52       mrg #define DPRINTF(un, fmt, args...)	__nothing
     49       1.1       rin #endif
     50       1.1       rin 
     51       1.1       rin /*
     52       1.1       rin  * Various supported device vendors/products.
     53       1.1       rin  */
     54       1.1       rin struct mue_type {
     55       1.1       rin 	struct usb_devno	mue_dev;
     56       1.1       rin 	uint16_t		mue_flags;
     57       1.1       rin #define LAN7500		0x0001	/* LAN7500 */
     58      1.52       mrg #define LAN7800		0x0002	/* LAN7800 */
     59      1.52       mrg #define LAN7801		0x0004	/* LAN7801 */
     60      1.52       mrg #define LAN7850		0x0008	/* LAN7850 */
     61       1.1       rin };
     62       1.1       rin 
     63      1.56      maxv static const struct mue_type mue_devs[] = {
     64       1.1       rin 	{ { USB_VENDOR_SMSC, USB_PRODUCT_SMSC_LAN7500 }, LAN7500 },
     65       1.1       rin 	{ { USB_VENDOR_SMSC, USB_PRODUCT_SMSC_LAN7505 }, LAN7500 },
     66      1.52       mrg 	{ { USB_VENDOR_SMSC, USB_PRODUCT_SMSC_LAN7800 }, LAN7800 },
     67      1.52       mrg 	{ { USB_VENDOR_SMSC, USB_PRODUCT_SMSC_LAN7801 }, LAN7801 },
     68      1.52       mrg 	{ { USB_VENDOR_SMSC, USB_PRODUCT_SMSC_LAN7850 }, LAN7850 }
     69       1.1       rin };
     70       1.1       rin 
     71       1.1       rin #define MUE_LOOKUP(uaa)	((const struct mue_type *)usb_lookup(mue_devs, \
     72       1.1       rin     uaa->uaa_vendor, uaa->uaa_product))
     73       1.1       rin 
     74       1.1       rin #define MUE_ENADDR_LO(enaddr) \
     75       1.1       rin     ((enaddr[3] << 24) | (enaddr[2] << 16) | (enaddr[1] << 8) | enaddr[0])
     76       1.1       rin #define MUE_ENADDR_HI(enaddr) \
     77       1.1       rin     ((enaddr[5] << 8) | enaddr[4])
     78       1.1       rin 
     79       1.1       rin static int	mue_match(device_t, cfdata_t, void *);
     80       1.1       rin static void	mue_attach(device_t, device_t, void *);
     81       1.1       rin 
     82      1.52       mrg static uint32_t	mue_csr_read(struct usbnet *, uint32_t);
     83      1.52       mrg static int	mue_csr_write(struct usbnet *, uint32_t, uint32_t);
     84      1.52       mrg static int	mue_wait_for_bits(struct usbnet *, uint32_t, uint32_t,
     85       1.1       rin 		    uint32_t, uint32_t);
     86      1.52       mrg static uint8_t	mue_eeprom_getbyte(struct usbnet *, int, uint8_t *);
     87      1.52       mrg static bool	mue_eeprom_present(struct usbnet *);
     88      1.52       mrg static void	mue_dataport_write(struct usbnet *, uint32_t, uint32_t,
     89       1.1       rin 		    uint32_t, uint32_t *);
     90      1.52       mrg static void	mue_init_ltm(struct usbnet *);
     91      1.52       mrg static int	mue_chip_init(struct usbnet *);
     92      1.52       mrg static void	mue_set_macaddr(struct usbnet *);
     93      1.52       mrg static int	mue_get_macaddr(struct usbnet *, prop_dictionary_t);
     94      1.52       mrg static int	mue_prepare_tso(struct usbnet *, struct mbuf *);
     95      1.59   thorpej static void	mue_setiff_locked(struct usbnet *);
     96      1.59   thorpej static void	mue_sethwcsum_locked(struct usbnet *);
     97      1.59   thorpej static void	mue_setmtu_locked(struct usbnet *);
     98      1.52       mrg static void	mue_reset(struct usbnet *);
     99      1.52       mrg 
    100      1.59   thorpej static void	mue_uno_stop(struct ifnet *, int);
    101      1.59   thorpej static int	mue_uno_ioctl(struct ifnet *, u_long, void *);
    102      1.59   thorpej static int	mue_uno_mii_read_reg(struct usbnet *, int, int, uint16_t *);
    103      1.59   thorpej static int	mue_uno_mii_write_reg(struct usbnet *, int, int, uint16_t);
    104      1.59   thorpej static void	mue_uno_mii_statchg(struct ifnet *);
    105      1.59   thorpej static void	mue_uno_rx_loop(struct usbnet *, struct usbnet_chain *,
    106      1.59   thorpej 				uint32_t);
    107      1.59   thorpej static unsigned	mue_uno_tx_prepare(struct usbnet *, struct mbuf *,
    108      1.59   thorpej 				   struct usbnet_chain *);
    109      1.59   thorpej static int	mue_uno_init(struct ifnet *);
    110       1.1       rin 
    111      1.56      maxv static const struct usbnet_ops mue_ops = {
    112      1.59   thorpej 	.uno_stop = mue_uno_stop,
    113      1.59   thorpej 	.uno_ioctl = mue_uno_ioctl,
    114      1.59   thorpej 	.uno_read_reg = mue_uno_mii_read_reg,
    115      1.59   thorpej 	.uno_write_reg = mue_uno_mii_write_reg,
    116      1.59   thorpej 	.uno_statchg = mue_uno_mii_statchg,
    117      1.59   thorpej 	.uno_tx_prepare = mue_uno_tx_prepare,
    118      1.59   thorpej 	.uno_rx_loop = mue_uno_rx_loop,
    119      1.59   thorpej 	.uno_init = mue_uno_init,
    120      1.52       mrg };
    121       1.1       rin 
    122      1.52       mrg #define MUE_SETBIT(un, reg, x)	\
    123      1.52       mrg 	mue_csr_write(un, reg, mue_csr_read(un, reg) | (x))
    124       1.1       rin 
    125      1.52       mrg #define MUE_CLRBIT(un, reg, x)	\
    126      1.52       mrg 	mue_csr_write(un, reg, mue_csr_read(un, reg) & ~(x))
    127       1.1       rin 
    128      1.52       mrg #define MUE_WAIT_SET(un, reg, set, fail)	\
    129      1.52       mrg 	mue_wait_for_bits(un, reg, set, ~0, fail)
    130       1.1       rin 
    131      1.52       mrg #define MUE_WAIT_CLR(un, reg, clear, fail)	\
    132      1.52       mrg 	mue_wait_for_bits(un, reg, 0, clear, fail)
    133       1.1       rin 
    134       1.1       rin #define ETHER_IS_VALID(addr) \
    135       1.1       rin 	(!ETHER_IS_MULTICAST(addr) && !ETHER_IS_ZERO(addr))
    136       1.1       rin 
    137       1.1       rin #define ETHER_IS_ZERO(addr) \
    138       1.1       rin 	(!(addr[0] | addr[1] | addr[2] | addr[3] | addr[4] | addr[5]))
    139       1.1       rin 
    140      1.52       mrg CFATTACH_DECL_NEW(mue, sizeof(struct usbnet), mue_match, mue_attach,
    141      1.52       mrg     usbnet_detach, usbnet_activate);
    142       1.1       rin 
    143       1.1       rin static uint32_t
    144      1.52       mrg mue_csr_read(struct usbnet *un, uint32_t reg)
    145       1.1       rin {
    146       1.1       rin 	usb_device_request_t req;
    147       1.1       rin 	usbd_status err;
    148       1.1       rin 	uDWord val;
    149       1.1       rin 
    150      1.52       mrg 	if (usbnet_isdying(un))
    151       1.1       rin 		return 0;
    152       1.1       rin 
    153       1.1       rin 	USETDW(val, 0);
    154       1.1       rin 	req.bmRequestType = UT_READ_VENDOR_DEVICE;
    155       1.1       rin 	req.bRequest = MUE_UR_READREG;
    156       1.1       rin 	USETW(req.wValue, 0);
    157       1.1       rin 	USETW(req.wIndex, reg);
    158       1.1       rin 	USETW(req.wLength, 4);
    159       1.1       rin 
    160      1.52       mrg 	err = usbd_do_request(un->un_udev, &req, &val);
    161       1.1       rin 	if (err) {
    162      1.58  christos 		MUE_PRINTF(un, "reg = %#x: %s\n", reg, usbd_errstr(err));
    163       1.1       rin 		return 0;
    164       1.1       rin 	}
    165       1.1       rin 
    166       1.1       rin 	return UGETDW(val);
    167       1.1       rin }
    168       1.1       rin 
    169       1.1       rin static int
    170      1.52       mrg mue_csr_write(struct usbnet *un, uint32_t reg, uint32_t aval)
    171       1.1       rin {
    172       1.1       rin 	usb_device_request_t req;
    173       1.1       rin 	usbd_status err;
    174       1.1       rin 	uDWord val;
    175       1.1       rin 
    176      1.52       mrg 	if (usbnet_isdying(un))
    177       1.1       rin 		return 0;
    178       1.1       rin 
    179       1.1       rin 	USETDW(val, aval);
    180       1.1       rin 	req.bmRequestType = UT_WRITE_VENDOR_DEVICE;
    181       1.1       rin 	req.bRequest = MUE_UR_WRITEREG;
    182       1.1       rin 	USETW(req.wValue, 0);
    183       1.1       rin 	USETW(req.wIndex, reg);
    184       1.1       rin 	USETW(req.wLength, 4);
    185       1.1       rin 
    186      1.52       mrg 	err = usbd_do_request(un->un_udev, &req, &val);
    187       1.1       rin 	if (err) {
    188      1.58  christos 		MUE_PRINTF(un, "reg = %#x: %s\n", reg, usbd_errstr(err));
    189       1.1       rin 		return -1;
    190       1.1       rin 	}
    191       1.1       rin 
    192       1.1       rin 	return 0;
    193       1.1       rin }
    194       1.1       rin 
    195       1.1       rin static int
    196      1.52       mrg mue_wait_for_bits(struct usbnet *un, uint32_t reg,
    197       1.1       rin     uint32_t set, uint32_t clear, uint32_t fail)
    198       1.1       rin {
    199       1.1       rin 	uint32_t val;
    200       1.1       rin 	int ntries;
    201       1.1       rin 
    202       1.1       rin 	for (ntries = 0; ntries < 1000; ntries++) {
    203      1.52       mrg 		val = mue_csr_read(un, reg);
    204       1.1       rin 		if ((val & set) || !(val & clear))
    205       1.1       rin 			return 0;
    206       1.1       rin 		if (val & fail)
    207       1.1       rin 			return 1;
    208      1.52       mrg 		usbd_delay_ms(un->un_udev, 1);
    209       1.1       rin 	}
    210       1.1       rin 
    211       1.1       rin 	return 1;
    212       1.1       rin }
    213       1.1       rin 
    214      1.54       mrg static int
    215      1.59   thorpej mue_uno_mii_read_reg(struct usbnet *un, int phy, int reg, uint16_t *val)
    216       1.1       rin {
    217      1.28   msaitoh 	uint32_t data;
    218       1.1       rin 
    219      1.53       mrg 	if (un->un_phyno != phy)
    220      1.54       mrg 		return EINVAL;
    221      1.53       mrg 
    222      1.52       mrg 	if (MUE_WAIT_CLR(un, MUE_MII_ACCESS, MUE_MII_ACCESS_BUSY, 0)) {
    223      1.52       mrg 		MUE_PRINTF(un, "not ready\n");
    224      1.54       mrg 		return EBUSY;
    225       1.1       rin 	}
    226       1.1       rin 
    227      1.52       mrg 	mue_csr_write(un, MUE_MII_ACCESS, MUE_MII_ACCESS_READ |
    228       1.1       rin 	    MUE_MII_ACCESS_BUSY | MUE_MII_ACCESS_REGADDR(reg) |
    229       1.1       rin 	    MUE_MII_ACCESS_PHYADDR(phy));
    230       1.1       rin 
    231      1.52       mrg 	if (MUE_WAIT_CLR(un, MUE_MII_ACCESS, MUE_MII_ACCESS_BUSY, 0)) {
    232      1.52       mrg 		MUE_PRINTF(un, "timed out\n");
    233      1.54       mrg 		return ETIMEDOUT;
    234       1.1       rin 	}
    235       1.1       rin 
    236      1.52       mrg 	data = mue_csr_read(un, MUE_MII_DATA);
    237      1.28   msaitoh 	*val = data & 0xffff;
    238      1.28   msaitoh 
    239      1.54       mrg 	return 0;
    240       1.1       rin }
    241       1.1       rin 
    242      1.54       mrg static int
    243      1.59   thorpej mue_uno_mii_write_reg(struct usbnet *un, int phy, int reg, uint16_t val)
    244       1.1       rin {
    245       1.1       rin 
    246      1.53       mrg 	if (un->un_phyno != phy)
    247      1.54       mrg 		return EINVAL;
    248      1.53       mrg 
    249      1.52       mrg 	if (MUE_WAIT_CLR(un, MUE_MII_ACCESS, MUE_MII_ACCESS_BUSY, 0)) {
    250      1.52       mrg 		MUE_PRINTF(un, "not ready\n");
    251      1.54       mrg 		return EBUSY;
    252       1.1       rin 	}
    253       1.1       rin 
    254      1.52       mrg 	mue_csr_write(un, MUE_MII_DATA, val);
    255      1.52       mrg 	mue_csr_write(un, MUE_MII_ACCESS, MUE_MII_ACCESS_WRITE |
    256       1.1       rin 	    MUE_MII_ACCESS_BUSY | MUE_MII_ACCESS_REGADDR(reg) |
    257       1.1       rin 	    MUE_MII_ACCESS_PHYADDR(phy));
    258       1.1       rin 
    259      1.52       mrg 	if (MUE_WAIT_CLR(un, MUE_MII_ACCESS, MUE_MII_ACCESS_BUSY, 0)) {
    260      1.52       mrg 		MUE_PRINTF(un, "timed out\n");
    261      1.54       mrg 		return ETIMEDOUT;
    262      1.28   msaitoh 	}
    263      1.52       mrg 
    264      1.54       mrg 	return 0;
    265       1.1       rin }
    266       1.1       rin 
    267       1.1       rin static void
    268      1.59   thorpej mue_uno_mii_statchg(struct ifnet *ifp)
    269       1.1       rin {
    270      1.52       mrg 	struct usbnet * const un = ifp->if_softc;
    271      1.52       mrg 	struct mii_data * const mii = usbnet_mii(un);
    272       1.1       rin 	uint32_t flow, threshold;
    273       1.1       rin 
    274      1.52       mrg 	if (usbnet_isdying(un))
    275      1.34       rin 		return;
    276      1.34       rin 
    277       1.1       rin 	if ((mii->mii_media_status & (IFM_ACTIVE | IFM_AVALID)) ==
    278       1.1       rin 	    (IFM_ACTIVE | IFM_AVALID)) {
    279       1.1       rin 		switch (IFM_SUBTYPE(mii->mii_media_active)) {
    280       1.1       rin 		case IFM_10_T:
    281       1.1       rin 		case IFM_100_TX:
    282       1.1       rin 		case IFM_1000_T:
    283      1.52       mrg 			usbnet_set_link(un, true);
    284       1.1       rin 			break;
    285       1.1       rin 		default:
    286       1.1       rin 			break;
    287       1.1       rin 		}
    288       1.1       rin 	}
    289       1.1       rin 
    290       1.1       rin 	/* Lost link, do nothing. */
    291      1.52       mrg 	if (!usbnet_havelink(un)) {
    292      1.58  christos 		DPRINTF(un, "mii_media_status = %#x\n", mii->mii_media_status);
    293       1.1       rin 		return;
    294       1.1       rin 	}
    295       1.1       rin 
    296      1.52       mrg 	if (!(un->un_flags & LAN7500)) {
    297      1.52       mrg 		if (un->un_udev->ud_speed == USB_SPEED_SUPER) {
    298       1.1       rin 			if (IFM_SUBTYPE(mii->mii_media_active) == IFM_1000_T) {
    299       1.1       rin 				/* Disable U2 and enable U1. */
    300      1.52       mrg 				MUE_CLRBIT(un, MUE_USB_CFG1,
    301       1.1       rin 				    MUE_USB_CFG1_DEV_U2_INIT_EN);
    302      1.52       mrg 				MUE_SETBIT(un, MUE_USB_CFG1,
    303       1.1       rin 				    MUE_USB_CFG1_DEV_U1_INIT_EN);
    304       1.1       rin 			} else {
    305       1.1       rin 				/* Enable U1 and U2. */
    306      1.52       mrg 				MUE_SETBIT(un, MUE_USB_CFG1,
    307       1.1       rin 				    MUE_USB_CFG1_DEV_U1_INIT_EN |
    308       1.1       rin 				    MUE_USB_CFG1_DEV_U2_INIT_EN);
    309       1.1       rin 			}
    310       1.1       rin 		}
    311       1.1       rin 	}
    312       1.1       rin 
    313       1.1       rin 	flow = 0;
    314       1.1       rin 	/* XXX Linux does not check IFM_FDX flag for 7800. */
    315       1.1       rin 	if (IFM_OPTIONS(mii->mii_media_active) & IFM_FDX) {
    316       1.1       rin 		if (IFM_OPTIONS(mii->mii_media_active) & IFM_ETH_TXPAUSE)
    317       1.1       rin 			flow |= MUE_FLOW_TX_FCEN | MUE_FLOW_PAUSE_TIME;
    318       1.1       rin 		if (IFM_OPTIONS(mii->mii_media_active) & IFM_ETH_RXPAUSE)
    319       1.1       rin 			flow |= MUE_FLOW_RX_FCEN;
    320       1.1       rin 	}
    321       1.1       rin 
    322       1.1       rin 	/* XXX Magic numbers taken from Linux driver. */
    323      1.52       mrg 	if (un->un_flags & LAN7500)
    324       1.1       rin 		threshold = 0x820;
    325       1.1       rin 	else
    326      1.52       mrg 		switch (un->un_udev->ud_speed) {
    327       1.1       rin 		case USB_SPEED_SUPER:
    328       1.1       rin 			threshold = 0x817;
    329       1.1       rin 			break;
    330       1.1       rin 		case USB_SPEED_HIGH:
    331       1.1       rin 			threshold = 0x211;
    332       1.1       rin 			break;
    333       1.1       rin 		default:
    334       1.1       rin 			threshold = 0;
    335       1.1       rin 			break;
    336       1.1       rin 		}
    337       1.1       rin 
    338       1.1       rin 	/* Threshold value should be set before enabling flow. */
    339      1.52       mrg 	mue_csr_write(un, (un->un_flags & LAN7500) ?
    340       1.1       rin 	    MUE_7500_FCT_FLOW : MUE_7800_FCT_FLOW, threshold);
    341      1.52       mrg 	mue_csr_write(un, MUE_FLOW, flow);
    342       1.1       rin 
    343      1.52       mrg 	DPRINTF(un, "done\n");
    344       1.1       rin }
    345       1.1       rin 
    346       1.1       rin static uint8_t
    347      1.52       mrg mue_eeprom_getbyte(struct usbnet *un, int off, uint8_t *dest)
    348       1.1       rin {
    349       1.1       rin 	uint32_t val;
    350       1.1       rin 
    351      1.52       mrg 	if (MUE_WAIT_CLR(un, MUE_E2P_CMD, MUE_E2P_CMD_BUSY, 0)) {
    352      1.52       mrg 		MUE_PRINTF(un, "not ready\n");
    353       1.1       rin 		return ETIMEDOUT;
    354       1.1       rin 	}
    355       1.1       rin 
    356      1.17       rin 	KASSERT((off & ~MUE_E2P_CMD_ADDR_MASK) == 0);
    357      1.52       mrg 	mue_csr_write(un, MUE_E2P_CMD, MUE_E2P_CMD_READ | MUE_E2P_CMD_BUSY |
    358      1.17       rin 	    off);
    359       1.1       rin 
    360      1.52       mrg 	if (MUE_WAIT_CLR(un, MUE_E2P_CMD, MUE_E2P_CMD_BUSY,
    361       1.1       rin 	    MUE_E2P_CMD_TIMEOUT)) {
    362      1.52       mrg 		MUE_PRINTF(un, "timed out\n");
    363       1.1       rin 		return ETIMEDOUT;
    364       1.1       rin 	}
    365       1.1       rin 
    366      1.52       mrg 	val = mue_csr_read(un, MUE_E2P_DATA);
    367       1.1       rin 	*dest = val & 0xff;
    368       1.1       rin 
    369       1.1       rin 	return 0;
    370       1.1       rin }
    371       1.1       rin 
    372       1.1       rin static int
    373      1.52       mrg mue_read_eeprom(struct usbnet *un, uint8_t *dest, int off, int cnt)
    374       1.1       rin {
    375       1.1       rin 	uint32_t val = 0; /* XXX gcc */
    376       1.1       rin 	uint8_t byte;
    377      1.42    martin 	int i, err = 0;
    378       1.1       rin 
    379       1.1       rin 	/*
    380       1.1       rin 	 * EEPROM pins are muxed with the LED function on LAN7800 device.
    381       1.1       rin 	 */
    382      1.52       mrg 	if (un->un_flags & LAN7800) {
    383      1.52       mrg 		val = mue_csr_read(un, MUE_HW_CFG);
    384      1.52       mrg 		mue_csr_write(un, MUE_HW_CFG,
    385       1.1       rin 		    val & ~(MUE_HW_CFG_LED0_EN | MUE_HW_CFG_LED1_EN));
    386       1.1       rin 	}
    387       1.1       rin 
    388       1.1       rin 	for (i = 0; i < cnt; i++) {
    389      1.52       mrg 		err = mue_eeprom_getbyte(un, off + i, &byte);
    390       1.1       rin 		if (err)
    391       1.1       rin 			break;
    392       1.1       rin 		*(dest + i) = byte;
    393       1.1       rin 	}
    394       1.1       rin 
    395      1.52       mrg 	if (un->un_flags & LAN7800)
    396      1.52       mrg 		mue_csr_write(un, MUE_HW_CFG, val);
    397       1.1       rin 
    398       1.1       rin 	return err ? 1 : 0;
    399       1.1       rin }
    400       1.1       rin 
    401       1.1       rin static bool
    402      1.52       mrg mue_eeprom_present(struct usbnet *un)
    403       1.1       rin {
    404       1.1       rin 	uint32_t val;
    405       1.1       rin 	uint8_t sig;
    406       1.1       rin 	int ret;
    407       1.1       rin 
    408      1.52       mrg 	if (un->un_flags & LAN7500) {
    409      1.52       mrg 		val = mue_csr_read(un, MUE_E2P_CMD);
    410       1.1       rin 		return val & MUE_E2P_CMD_LOADED;
    411       1.1       rin 	} else {
    412      1.52       mrg 		ret = mue_read_eeprom(un, &sig, MUE_E2P_IND_OFFSET, 1);
    413       1.1       rin 		return (ret == 0) && (sig == MUE_E2P_IND);
    414       1.1       rin 	}
    415       1.1       rin }
    416       1.1       rin 
    417       1.1       rin static int
    418      1.52       mrg mue_read_otp_raw(struct usbnet *un, uint8_t *dest, int off, int cnt)
    419       1.1       rin {
    420       1.1       rin 	uint32_t val;
    421       1.1       rin 	int i, err;
    422       1.1       rin 
    423      1.52       mrg 	val = mue_csr_read(un, MUE_OTP_PWR_DN);
    424       1.1       rin 
    425       1.1       rin 	/* Checking if bit is set. */
    426       1.1       rin 	if (val & MUE_OTP_PWR_DN_PWRDN_N) {
    427       1.1       rin 		/* Clear it, then wait for it to be cleared. */
    428      1.52       mrg 		mue_csr_write(un, MUE_OTP_PWR_DN, 0);
    429      1.52       mrg 		err = MUE_WAIT_CLR(un, MUE_OTP_PWR_DN, MUE_OTP_PWR_DN_PWRDN_N,
    430       1.1       rin 		    0);
    431       1.1       rin 		if (err) {
    432      1.52       mrg 			MUE_PRINTF(un, "not ready\n");
    433       1.1       rin 			return 1;
    434       1.1       rin 		}
    435       1.1       rin 	}
    436       1.1       rin 
    437       1.1       rin 	/* Start reading the bytes, one at a time. */
    438       1.1       rin 	for (i = 0; i < cnt; i++) {
    439      1.52       mrg 		mue_csr_write(un, MUE_OTP_ADDR1,
    440       1.1       rin 		    ((off + i) >> 8) & MUE_OTP_ADDR1_MASK);
    441      1.52       mrg 		mue_csr_write(un, MUE_OTP_ADDR2,
    442       1.1       rin 		    ((off + i) & MUE_OTP_ADDR2_MASK));
    443      1.52       mrg 		mue_csr_write(un, MUE_OTP_FUNC_CMD, MUE_OTP_FUNC_CMD_READ);
    444      1.52       mrg 		mue_csr_write(un, MUE_OTP_CMD_GO, MUE_OTP_CMD_GO_GO);
    445       1.1       rin 
    446      1.52       mrg 		err = MUE_WAIT_CLR(un, MUE_OTP_STATUS, MUE_OTP_STATUS_BUSY, 0);
    447       1.1       rin 		if (err) {
    448      1.52       mrg 			MUE_PRINTF(un, "timed out\n");
    449       1.1       rin 			return 1;
    450       1.1       rin 		}
    451      1.52       mrg 		val = mue_csr_read(un, MUE_OTP_RD_DATA);
    452       1.1       rin 		*(dest + i) = (uint8_t)(val & 0xff);
    453       1.1       rin 	}
    454       1.1       rin 
    455       1.1       rin 	return 0;
    456       1.1       rin }
    457       1.1       rin 
    458       1.1       rin static int
    459      1.52       mrg mue_read_otp(struct usbnet *un, uint8_t *dest, int off, int cnt)
    460       1.1       rin {
    461       1.1       rin 	uint8_t sig;
    462       1.1       rin 	int err;
    463       1.1       rin 
    464      1.52       mrg 	if (un->un_flags & LAN7500)
    465       1.1       rin 		return 1;
    466       1.1       rin 
    467      1.52       mrg 	err = mue_read_otp_raw(un, &sig, MUE_OTP_IND_OFFSET, 1);
    468       1.1       rin 	if (err)
    469       1.1       rin 		return 1;
    470       1.1       rin 	switch (sig) {
    471       1.1       rin 	case MUE_OTP_IND_1:
    472       1.1       rin 		break;
    473       1.1       rin 	case MUE_OTP_IND_2:
    474       1.1       rin 		off += 0x100;
    475       1.1       rin 		break;
    476       1.1       rin 	default:
    477      1.52       mrg 		DPRINTF(un, "OTP not found\n");
    478       1.1       rin 		return 1;
    479       1.1       rin 	}
    480      1.52       mrg 	err = mue_read_otp_raw(un, dest, off, cnt);
    481       1.1       rin 	return err;
    482       1.1       rin }
    483       1.1       rin 
    484       1.1       rin static void
    485      1.52       mrg mue_dataport_write(struct usbnet *un, uint32_t sel, uint32_t addr,
    486       1.1       rin     uint32_t cnt, uint32_t *data)
    487       1.1       rin {
    488       1.1       rin 	uint32_t i;
    489       1.1       rin 
    490      1.52       mrg 	if (MUE_WAIT_SET(un, MUE_DP_SEL, MUE_DP_SEL_DPRDY, 0)) {
    491      1.52       mrg 		MUE_PRINTF(un, "not ready\n");
    492       1.1       rin 		return;
    493       1.1       rin 	}
    494       1.1       rin 
    495      1.52       mrg 	mue_csr_write(un, MUE_DP_SEL,
    496      1.52       mrg 	    (mue_csr_read(un, MUE_DP_SEL) & ~MUE_DP_SEL_RSEL_MASK) | sel);
    497       1.1       rin 
    498       1.1       rin 	for (i = 0; i < cnt; i++) {
    499      1.52       mrg 		mue_csr_write(un, MUE_DP_ADDR, addr + i);
    500      1.52       mrg 		mue_csr_write(un, MUE_DP_DATA, data[i]);
    501      1.52       mrg 		mue_csr_write(un, MUE_DP_CMD, MUE_DP_CMD_WRITE);
    502      1.52       mrg 		if (MUE_WAIT_SET(un, MUE_DP_SEL, MUE_DP_SEL_DPRDY, 0)) {
    503      1.52       mrg 			MUE_PRINTF(un, "timed out\n");
    504       1.1       rin 			return;
    505       1.1       rin 		}
    506       1.1       rin 	}
    507       1.1       rin }
    508       1.1       rin 
    509       1.1       rin static void
    510      1.52       mrg mue_init_ltm(struct usbnet *un)
    511       1.1       rin {
    512       1.1       rin 	uint32_t idx[MUE_NUM_LTM_INDEX] = { 0, 0, 0, 0, 0, 0 };
    513       1.1       rin 	uint8_t temp[2];
    514       1.1       rin 	size_t i;
    515       1.1       rin 
    516      1.52       mrg 	if (mue_csr_read(un, MUE_USB_CFG1) & MUE_USB_CFG1_LTM_ENABLE) {
    517      1.52       mrg 		if (mue_eeprom_present(un) &&
    518      1.52       mrg 		    (mue_read_eeprom(un, temp, MUE_E2P_LTM_OFFSET, 2) == 0)) {
    519       1.1       rin 			if (temp[0] != sizeof(idx)) {
    520      1.52       mrg 				DPRINTF(un, "EEPROM: unexpected size\n");
    521       1.1       rin 				goto done;
    522       1.1       rin 			}
    523      1.52       mrg 			if (mue_read_eeprom(un, (uint8_t *)idx, temp[1] << 1,
    524       1.1       rin 				sizeof(idx))) {
    525      1.52       mrg 				DPRINTF(un, "EEPROM: failed to read\n");
    526       1.1       rin 				goto done;
    527       1.1       rin 			}
    528      1.52       mrg 			DPRINTF(un, "success\n");
    529      1.52       mrg 		} else if (mue_read_otp(un, temp, MUE_E2P_LTM_OFFSET, 2) == 0) {
    530       1.1       rin 			if (temp[0] != sizeof(idx)) {
    531      1.52       mrg 				DPRINTF(un, "OTP: unexpected size\n");
    532       1.1       rin 				goto done;
    533       1.1       rin 			}
    534      1.52       mrg 			if (mue_read_otp(un, (uint8_t *)idx, temp[1] << 1,
    535       1.1       rin 				sizeof(idx))) {
    536      1.52       mrg 				DPRINTF(un, "OTP: failed to read\n");
    537       1.1       rin 				goto done;
    538       1.1       rin 			}
    539      1.52       mrg 			DPRINTF(un, "success\n");
    540      1.26       rin 		} else
    541      1.52       mrg 			DPRINTF(un, "nothing to do\n");
    542      1.26       rin 	} else
    543      1.52       mrg 		DPRINTF(un, "nothing to do\n");
    544       1.1       rin done:
    545       1.1       rin 	for (i = 0; i < __arraycount(idx); i++)
    546      1.52       mrg 		mue_csr_write(un, MUE_LTM_INDEX(i), idx[i]);
    547       1.1       rin }
    548       1.1       rin 
    549       1.1       rin static int
    550      1.52       mrg mue_chip_init(struct usbnet *un)
    551       1.1       rin {
    552       1.1       rin 	uint32_t val;
    553       1.1       rin 
    554      1.52       mrg 	if ((un->un_flags & LAN7500) &&
    555      1.52       mrg 	    MUE_WAIT_SET(un, MUE_PMT_CTL, MUE_PMT_CTL_READY, 0)) {
    556      1.52       mrg 		MUE_PRINTF(un, "not ready\n");
    557       1.1       rin 			return ETIMEDOUT;
    558       1.1       rin 	}
    559       1.1       rin 
    560      1.52       mrg 	MUE_SETBIT(un, MUE_HW_CFG, MUE_HW_CFG_LRST);
    561      1.52       mrg 	if (MUE_WAIT_CLR(un, MUE_HW_CFG, MUE_HW_CFG_LRST, 0)) {
    562      1.52       mrg 		MUE_PRINTF(un, "timed out\n");
    563       1.1       rin 		return ETIMEDOUT;
    564       1.1       rin 	}
    565       1.1       rin 
    566       1.1       rin 	/* Respond to the IN token with a NAK. */
    567      1.52       mrg 	if (un->un_flags & LAN7500)
    568      1.52       mrg 		MUE_SETBIT(un, MUE_HW_CFG, MUE_HW_CFG_BIR);
    569       1.1       rin 	else
    570      1.52       mrg 		MUE_SETBIT(un, MUE_USB_CFG0, MUE_USB_CFG0_BIR);
    571       1.1       rin 
    572      1.52       mrg 	if (un->un_flags & LAN7500) {
    573      1.52       mrg 		if (un->un_udev->ud_speed == USB_SPEED_HIGH)
    574       1.3       rin 			val = MUE_7500_HS_RX_BUFSIZE /
    575       1.1       rin 			    MUE_HS_USB_PKT_SIZE;
    576       1.1       rin 		else
    577       1.3       rin 			val = MUE_7500_FS_RX_BUFSIZE /
    578       1.1       rin 			    MUE_FS_USB_PKT_SIZE;
    579      1.52       mrg 		mue_csr_write(un, MUE_7500_BURST_CAP, val);
    580      1.52       mrg 		mue_csr_write(un, MUE_7500_BULKIN_DELAY,
    581       1.1       rin 		    MUE_7500_DEFAULT_BULKIN_DELAY);
    582       1.1       rin 
    583      1.52       mrg 		MUE_SETBIT(un, MUE_HW_CFG, MUE_HW_CFG_BCE | MUE_HW_CFG_MEF);
    584       1.1       rin 
    585       1.1       rin 		/* Set FIFO sizes. */
    586       1.1       rin 		val = (MUE_7500_MAX_RX_FIFO_SIZE - 512) / 512;
    587      1.52       mrg 		mue_csr_write(un, MUE_7500_FCT_RX_FIFO_END, val);
    588       1.1       rin 		val = (MUE_7500_MAX_TX_FIFO_SIZE - 512) / 512;
    589      1.52       mrg 		mue_csr_write(un, MUE_7500_FCT_TX_FIFO_END, val);
    590       1.1       rin 	} else {
    591       1.1       rin 		/* Init LTM. */
    592      1.52       mrg 		mue_init_ltm(un);
    593       1.1       rin 
    594       1.3       rin 		val = MUE_7800_RX_BUFSIZE;
    595      1.52       mrg 		switch (un->un_udev->ud_speed) {
    596       1.1       rin 		case USB_SPEED_SUPER:
    597       1.1       rin 			val /= MUE_SS_USB_PKT_SIZE;
    598       1.1       rin 			break;
    599       1.1       rin 		case USB_SPEED_HIGH:
    600       1.1       rin 			val /= MUE_HS_USB_PKT_SIZE;
    601       1.1       rin 			break;
    602       1.1       rin 		default:
    603       1.1       rin 			val /= MUE_FS_USB_PKT_SIZE;
    604       1.1       rin 			break;
    605       1.1       rin 		}
    606      1.52       mrg 		mue_csr_write(un, MUE_7800_BURST_CAP, val);
    607      1.52       mrg 		mue_csr_write(un, MUE_7800_BULKIN_DELAY,
    608       1.1       rin 		    MUE_7800_DEFAULT_BULKIN_DELAY);
    609       1.1       rin 
    610      1.52       mrg 		MUE_SETBIT(un, MUE_HW_CFG, MUE_HW_CFG_MEF);
    611      1.52       mrg 		MUE_SETBIT(un, MUE_USB_CFG0, MUE_USB_CFG0_BCE);
    612       1.1       rin 
    613       1.1       rin 		/*
    614       1.1       rin 		 * Set FCL's RX and TX FIFO sizes: according to data sheet this
    615       1.1       rin 		 * is already the default value. But we initialize it to the
    616       1.1       rin 		 * same value anyways, as that's what the Linux driver does.
    617       1.1       rin 		 */
    618       1.1       rin 		val = (MUE_7800_MAX_RX_FIFO_SIZE - 512) / 512;
    619      1.52       mrg 		mue_csr_write(un, MUE_7800_FCT_RX_FIFO_END, val);
    620       1.1       rin 		val = (MUE_7800_MAX_TX_FIFO_SIZE - 512) / 512;
    621      1.52       mrg 		mue_csr_write(un, MUE_7800_FCT_TX_FIFO_END, val);
    622       1.1       rin 	}
    623       1.1       rin 
    624       1.1       rin 	/* Enabling interrupts. */
    625      1.52       mrg 	mue_csr_write(un, MUE_INT_STATUS, ~0);
    626       1.1       rin 
    627      1.52       mrg 	mue_csr_write(un, (un->un_flags & LAN7500) ?
    628       1.1       rin 	    MUE_7500_FCT_FLOW : MUE_7800_FCT_FLOW, 0);
    629      1.52       mrg 	mue_csr_write(un, MUE_FLOW, 0);
    630      1.44   msaitoh 
    631       1.1       rin 	/* Reset PHY. */
    632      1.52       mrg 	MUE_SETBIT(un, MUE_PMT_CTL, MUE_PMT_CTL_PHY_RST);
    633      1.52       mrg 	if (MUE_WAIT_CLR(un, MUE_PMT_CTL, MUE_PMT_CTL_PHY_RST, 0)) {
    634      1.52       mrg 		MUE_PRINTF(un, "PHY not ready\n");
    635       1.1       rin 		return ETIMEDOUT;
    636       1.1       rin 	}
    637       1.1       rin 
    638       1.1       rin 	/* LAN7801 only has RGMII mode. */
    639      1.52       mrg 	if (un->un_flags & LAN7801)
    640      1.52       mrg 		MUE_CLRBIT(un, MUE_MAC_CR, MUE_MAC_CR_GMII_EN);
    641       1.1       rin 
    642      1.52       mrg 	if ((un->un_flags & (LAN7500 | LAN7800)) ||
    643      1.52       mrg 	    !mue_eeprom_present(un)) {
    644       1.1       rin 		/* Allow MAC to detect speed and duplex from PHY. */
    645      1.52       mrg 		MUE_SETBIT(un, MUE_MAC_CR, MUE_MAC_CR_AUTO_SPEED |
    646       1.1       rin 		    MUE_MAC_CR_AUTO_DUPLEX);
    647       1.1       rin 	}
    648       1.1       rin 
    649      1.52       mrg 	MUE_SETBIT(un, MUE_MAC_TX, MUE_MAC_TX_TXEN);
    650      1.52       mrg 	MUE_SETBIT(un, (un->un_flags & LAN7500) ?
    651       1.1       rin 	    MUE_7500_FCT_TX_CTL : MUE_7800_FCT_TX_CTL, MUE_FCT_TX_CTL_EN);
    652       1.1       rin 
    653      1.52       mrg 	MUE_SETBIT(un, (un->un_flags & LAN7500) ?
    654       1.1       rin 	    MUE_7500_FCT_RX_CTL : MUE_7800_FCT_RX_CTL, MUE_FCT_RX_CTL_EN);
    655       1.1       rin 
    656       1.1       rin 	/* Set default GPIO/LED settings only if no EEPROM is detected. */
    657      1.52       mrg 	if ((un->un_flags & LAN7500) && !mue_eeprom_present(un)) {
    658      1.52       mrg 		MUE_CLRBIT(un, MUE_LED_CFG, MUE_LED_CFG_LED10_FUN_SEL);
    659      1.52       mrg 		MUE_SETBIT(un, MUE_LED_CFG,
    660       1.1       rin 		    MUE_LED_CFG_LEDGPIO_EN | MUE_LED_CFG_LED2_FUN_SEL);
    661       1.1       rin 	}
    662       1.1       rin 
    663       1.1       rin 	/* XXX We assume two LEDs at least when EEPROM is missing. */
    664      1.52       mrg 	if (un->un_flags & LAN7800 &&
    665      1.52       mrg 	    !mue_eeprom_present(un))
    666      1.52       mrg 		MUE_SETBIT(un, MUE_HW_CFG,
    667       1.1       rin 		    MUE_HW_CFG_LED0_EN | MUE_HW_CFG_LED1_EN);
    668       1.1       rin 
    669       1.1       rin 	return 0;
    670       1.1       rin }
    671       1.1       rin 
    672       1.1       rin static void
    673      1.52       mrg mue_set_macaddr(struct usbnet *un)
    674       1.1       rin {
    675      1.52       mrg 	struct ifnet * const ifp = usbnet_ifp(un);
    676       1.1       rin 	const uint8_t *enaddr = CLLADDR(ifp->if_sadl);
    677       1.1       rin 	uint32_t lo, hi;
    678       1.1       rin 
    679       1.1       rin 	lo = MUE_ENADDR_LO(enaddr);
    680       1.1       rin 	hi = MUE_ENADDR_HI(enaddr);
    681       1.1       rin 
    682      1.52       mrg 	mue_csr_write(un, MUE_RX_ADDRL, lo);
    683      1.52       mrg 	mue_csr_write(un, MUE_RX_ADDRH, hi);
    684       1.1       rin }
    685       1.1       rin 
    686       1.1       rin static int
    687      1.52       mrg mue_get_macaddr(struct usbnet *un, prop_dictionary_t dict)
    688       1.1       rin {
    689       1.1       rin 	prop_data_t eaprop;
    690       1.1       rin 	uint32_t low, high;
    691       1.1       rin 
    692      1.52       mrg 	if (!(un->un_flags & LAN7500)) {
    693      1.52       mrg 		low  = mue_csr_read(un, MUE_RX_ADDRL);
    694      1.52       mrg 		high = mue_csr_read(un, MUE_RX_ADDRH);
    695      1.52       mrg 		un->un_eaddr[5] = (uint8_t)((high >> 8) & 0xff);
    696      1.52       mrg 		un->un_eaddr[4] = (uint8_t)((high) & 0xff);
    697      1.52       mrg 		un->un_eaddr[3] = (uint8_t)((low >> 24) & 0xff);
    698      1.52       mrg 		un->un_eaddr[2] = (uint8_t)((low >> 16) & 0xff);
    699      1.52       mrg 		un->un_eaddr[1] = (uint8_t)((low >> 8) & 0xff);
    700      1.52       mrg 		un->un_eaddr[0] = (uint8_t)((low) & 0xff);
    701      1.52       mrg 		if (ETHER_IS_VALID(un->un_eaddr))
    702       1.1       rin 			return 0;
    703      1.26       rin 		else
    704      1.52       mrg 			DPRINTF(un, "registers: %s\n",
    705      1.52       mrg 			    ether_sprintf(un->un_eaddr));
    706       1.1       rin 	}
    707       1.1       rin 
    708      1.52       mrg 	if (mue_eeprom_present(un) && !mue_read_eeprom(un, un->un_eaddr,
    709       1.1       rin 	    MUE_E2P_MAC_OFFSET, ETHER_ADDR_LEN)) {
    710      1.52       mrg 		if (ETHER_IS_VALID(un->un_eaddr))
    711       1.1       rin 			return 0;
    712      1.26       rin 		else
    713      1.52       mrg 			DPRINTF(un, "EEPROM: %s\n",
    714      1.52       mrg 			    ether_sprintf(un->un_eaddr));
    715       1.1       rin 	}
    716       1.1       rin 
    717      1.52       mrg 	if (mue_read_otp(un, un->un_eaddr, MUE_OTP_MAC_OFFSET,
    718       1.1       rin 	    ETHER_ADDR_LEN) == 0) {
    719      1.52       mrg 		if (ETHER_IS_VALID(un->un_eaddr))
    720       1.1       rin 			return 0;
    721      1.26       rin 		else
    722      1.52       mrg 			DPRINTF(un, "OTP: %s\n",
    723      1.52       mrg 			    ether_sprintf(un->un_eaddr));
    724       1.1       rin 	}
    725       1.1       rin 
    726       1.1       rin 	/*
    727       1.1       rin 	 * Other MD methods. This should be tried only if other methods fail.
    728       1.1       rin 	 * Otherwise, MAC address for internal device can be assinged to
    729       1.1       rin 	 * external devices on Raspberry Pi, for example.
    730       1.1       rin 	 */
    731       1.1       rin 	eaprop = prop_dictionary_get(dict, "mac-address");
    732       1.1       rin 	if (eaprop != NULL) {
    733       1.1       rin 		KASSERT(prop_object_type(eaprop) == PROP_TYPE_DATA);
    734       1.1       rin 		KASSERT(prop_data_size(eaprop) == ETHER_ADDR_LEN);
    735      1.60  jmcneill 		memcpy(un->un_eaddr, prop_data_value(eaprop),
    736       1.1       rin 		    ETHER_ADDR_LEN);
    737      1.52       mrg 		if (ETHER_IS_VALID(un->un_eaddr))
    738       1.1       rin 			return 0;
    739      1.26       rin 		else
    740      1.52       mrg 			DPRINTF(un, "prop_dictionary_get: %s\n",
    741      1.52       mrg 			    ether_sprintf(un->un_eaddr));
    742       1.1       rin 	}
    743       1.1       rin 
    744       1.1       rin 	return 1;
    745       1.1       rin }
    746       1.1       rin 
    747       1.1       rin 
    748       1.1       rin /*
    749      1.45   msaitoh  * Probe for a Microchip chip.
    750      1.45   msaitoh  */
    751       1.1       rin static int
    752       1.1       rin mue_match(device_t parent, cfdata_t match, void *aux)
    753       1.1       rin {
    754       1.1       rin 	struct usb_attach_arg *uaa = aux;
    755       1.1       rin 
    756       1.1       rin 	return (MUE_LOOKUP(uaa) != NULL) ?  UMATCH_VENDOR_PRODUCT : UMATCH_NONE;
    757       1.1       rin }
    758       1.1       rin 
    759       1.1       rin static void
    760       1.1       rin mue_attach(device_t parent, device_t self, void *aux)
    761       1.1       rin {
    762      1.55       mrg 	USBNET_MII_DECL_DEFAULT(unm);
    763      1.52       mrg 	struct usbnet * const un = device_private(self);
    764       1.1       rin 	prop_dictionary_t dict = device_properties(self);
    765       1.1       rin 	struct usb_attach_arg *uaa = aux;
    766       1.1       rin 	struct usbd_device *dev = uaa->uaa_device;
    767       1.1       rin 	usb_interface_descriptor_t *id;
    768       1.1       rin 	usb_endpoint_descriptor_t *ed;
    769       1.1       rin 	char *devinfop;
    770       1.1       rin 	usbd_status err;
    771      1.31   mlelstv 	const char *descr;
    772      1.52       mrg 	uint32_t id_rev;
    773       1.8       rin 	uint8_t i;
    774      1.52       mrg 	unsigned rx_list_cnt, tx_list_cnt;
    775      1.52       mrg 	unsigned rx_bufsz;
    776       1.1       rin 
    777       1.1       rin 	aprint_naive("\n");
    778       1.1       rin 	aprint_normal("\n");
    779      1.52       mrg 	devinfop = usbd_devinfo_alloc(dev, 0);
    780       1.1       rin 	aprint_normal_dev(self, "%s\n", devinfop);
    781       1.1       rin 	usbd_devinfo_free(devinfop);
    782       1.1       rin 
    783      1.52       mrg 	un->un_dev = self;
    784      1.52       mrg 	un->un_udev = dev;
    785      1.52       mrg 	un->un_sc = un;
    786      1.52       mrg 	un->un_ops = &mue_ops;
    787      1.52       mrg 	un->un_rx_xfer_flags = USBD_SHORT_XFER_OK;
    788      1.52       mrg 	un->un_tx_xfer_flags = USBD_FORCE_SHORT_XFER;
    789      1.49   mlelstv 
    790       1.1       rin #define MUE_CONFIG_NO	1
    791       1.1       rin 	err = usbd_set_config_no(dev, MUE_CONFIG_NO, 1);
    792       1.1       rin 	if (err) {
    793       1.1       rin 		aprint_error_dev(self, "failed to set configuration: %s\n",
    794       1.1       rin 		    usbd_errstr(err));
    795       1.1       rin 		return;
    796       1.1       rin 	}
    797       1.1       rin 
    798       1.1       rin #define MUE_IFACE_IDX	0
    799      1.52       mrg 	err = usbd_device2interface_handle(dev, MUE_IFACE_IDX, &un->un_iface);
    800       1.1       rin 	if (err) {
    801       1.1       rin 		aprint_error_dev(self, "failed to get interface handle: %s\n",
    802       1.1       rin 		    usbd_errstr(err));
    803       1.1       rin 		return;
    804       1.1       rin 	}
    805       1.1       rin 
    806      1.52       mrg 	un->un_flags = MUE_LOOKUP(uaa)->mue_flags;
    807      1.31   mlelstv 
    808       1.1       rin 	/* Decide on what our bufsize will be. */
    809      1.52       mrg 	if (un->un_flags & LAN7500) {
    810      1.52       mrg 		rx_bufsz = (un->un_udev->ud_speed == USB_SPEED_HIGH) ?
    811       1.3       rin 		    MUE_7500_HS_RX_BUFSIZE : MUE_7500_FS_RX_BUFSIZE;
    812      1.52       mrg 		rx_list_cnt = 1;
    813      1.52       mrg 		tx_list_cnt = 1;
    814      1.31   mlelstv 	} else {
    815      1.52       mrg 		rx_bufsz = MUE_7800_RX_BUFSIZE;
    816      1.52       mrg 		rx_list_cnt = MUE_RX_LIST_CNT;
    817      1.52       mrg 		tx_list_cnt = MUE_TX_LIST_CNT;
    818      1.31   mlelstv 	}
    819      1.52       mrg 
    820      1.52       mrg 	un->un_rx_list_cnt = rx_list_cnt;
    821      1.52       mrg 	un->un_tx_list_cnt = tx_list_cnt;
    822      1.52       mrg 	un->un_rx_bufsz = rx_bufsz;
    823      1.52       mrg 	un->un_tx_bufsz = MUE_TX_BUFSIZE;
    824       1.1       rin 
    825       1.1       rin 	/* Find endpoints. */
    826      1.52       mrg 	id = usbd_get_interface_descriptor(un->un_iface);
    827       1.1       rin 	for (i = 0; i < id->bNumEndpoints; i++) {
    828      1.52       mrg 		ed = usbd_interface2endpoint_descriptor(un->un_iface, i);
    829       1.1       rin 		if (ed == NULL) {
    830       1.8       rin 			aprint_error_dev(self, "failed to get ep %hhd\n", i);
    831       1.1       rin 			return;
    832       1.1       rin 		}
    833       1.1       rin 		if (UE_GET_DIR(ed->bEndpointAddress) == UE_DIR_IN &&
    834       1.1       rin 		    UE_GET_XFERTYPE(ed->bmAttributes) == UE_BULK) {
    835      1.52       mrg 			un->un_ed[USBNET_ENDPT_RX] = ed->bEndpointAddress;
    836       1.1       rin 		} else if (UE_GET_DIR(ed->bEndpointAddress) == UE_DIR_OUT &&
    837       1.1       rin 			   UE_GET_XFERTYPE(ed->bmAttributes) == UE_BULK) {
    838      1.52       mrg 			un->un_ed[USBNET_ENDPT_TX] = ed->bEndpointAddress;
    839       1.1       rin 		} else if (UE_GET_DIR(ed->bEndpointAddress) == UE_DIR_IN &&
    840       1.1       rin 			   UE_GET_XFERTYPE(ed->bmAttributes) == UE_INTERRUPT) {
    841      1.52       mrg 			un->un_ed[USBNET_ENDPT_INTR] = ed->bEndpointAddress;
    842       1.1       rin 		}
    843       1.1       rin 	}
    844      1.52       mrg 	if (un->un_ed[USBNET_ENDPT_RX] == 0 ||
    845      1.52       mrg 	    un->un_ed[USBNET_ENDPT_TX] == 0 ||
    846      1.52       mrg 	    un->un_ed[USBNET_ENDPT_INTR] == 0) {
    847      1.52       mrg 		aprint_error_dev(self, "failed to find endpoints\n");
    848      1.52       mrg 		return;
    849      1.52       mrg 	}
    850       1.1       rin 
    851      1.52       mrg 	/* Set these up now for mue_cmd().  */
    852      1.52       mrg 	usbnet_attach(un, "muedet");
    853       1.1       rin 
    854      1.52       mrg 	un->un_phyno = 1;
    855       1.1       rin 
    856      1.52       mrg 	if (mue_chip_init(un)) {
    857       1.9       rin 		aprint_error_dev(self, "failed to initialize chip\n");
    858       1.1       rin 		return;
    859       1.1       rin 	}
    860       1.1       rin 
    861       1.1       rin 	/* A Microchip chip was detected.  Inform the world. */
    862      1.52       mrg 	id_rev = mue_csr_read(un, MUE_ID_REV);
    863      1.52       mrg 	descr = (un->un_flags & LAN7500) ? "LAN7500" : "LAN7800";
    864      1.58  christos 	aprint_normal_dev(self, "%s id %#x rev %#x\n", descr,
    865      1.52       mrg 		(unsigned)__SHIFTOUT(id_rev, MUE_ID_REV_ID),
    866      1.52       mrg 		(unsigned)__SHIFTOUT(id_rev, MUE_ID_REV_REV));
    867       1.1       rin 
    868      1.52       mrg 	if (mue_get_macaddr(un, dict)) {
    869      1.21       rin 		aprint_error_dev(self, "failed to read MAC address\n");
    870      1.21       rin 		return;
    871       1.1       rin 	}
    872       1.1       rin 
    873      1.52       mrg 	struct ifnet *ifp = usbnet_ifp(un);
    874      1.20       rin 	ifp->if_capabilities = IFCAP_TSOv4 | IFCAP_TSOv6 |
    875      1.44   msaitoh 	    IFCAP_CSUM_IPv4_Tx | IFCAP_CSUM_IPv4_Rx |
    876      1.20       rin 	    IFCAP_CSUM_TCPv4_Tx | IFCAP_CSUM_TCPv4_Rx |
    877      1.20       rin 	    IFCAP_CSUM_UDPv4_Tx | IFCAP_CSUM_UDPv4_Rx |
    878      1.20       rin 	    IFCAP_CSUM_TCPv6_Tx | IFCAP_CSUM_TCPv6_Rx |
    879      1.20       rin 	    IFCAP_CSUM_UDPv6_Tx | IFCAP_CSUM_UDPv6_Rx;
    880       1.3       rin 
    881      1.52       mrg 	struct ethercom *ec = usbnet_ec(un);
    882      1.52       mrg 	ec->ec_capabilities = ETHERCAP_VLAN_MTU;
    883      1.22       rin #if 0 /* XXX not yet */
    884      1.52       mrg 	ec->ec_capabilities = ETHERCAP_VLAN_MTU | ETHERCAP_JUMBO_MTU;
    885      1.22       rin #endif
    886       1.1       rin 
    887      1.54       mrg 	usbnet_attach_ifp(un, IFF_SIMPLEX | IFF_BROADCAST | IFF_MULTICAST,
    888      1.54       mrg 	    0, &unm);
    889       1.1       rin }
    890       1.1       rin 
    891      1.52       mrg static unsigned
    892      1.59   thorpej mue_uno_tx_prepare(struct usbnet *un, struct mbuf *m, struct usbnet_chain *c)
    893       1.1       rin {
    894      1.52       mrg 	struct ifnet * const ifp = usbnet_ifp(un);
    895       1.1       rin 	struct mue_txbuf_hdr hdr;
    896      1.12       rin 	uint32_t tx_cmd_a, tx_cmd_b;
    897      1.37       rin 	int csum, len, rv;
    898      1.20       rin 	bool tso, ipe, tpe;
    899      1.12       rin 
    900      1.52       mrg 	if ((unsigned)m->m_pkthdr.len > un->un_tx_bufsz - sizeof(hdr))
    901      1.52       mrg 		return 0;
    902      1.52       mrg 
    903      1.20       rin 	csum = m->m_pkthdr.csum_flags;
    904      1.20       rin 	tso = csum & (M_CSUM_TSOv4 | M_CSUM_TSOv6);
    905      1.20       rin 	ipe = csum & M_CSUM_IPv4;
    906      1.20       rin 	tpe = csum & (M_CSUM_TCPv4 | M_CSUM_UDPv4 |
    907      1.20       rin 		      M_CSUM_TCPv6 | M_CSUM_UDPv6);
    908      1.12       rin 
    909      1.12       rin 	len = m->m_pkthdr.len;
    910      1.41       rin 	if (__predict_false((!tso && len > (int)MUE_FRAME_LEN(ifp->if_mtu)) ||
    911      1.22       rin 			    ( tso && len > MUE_TSO_FRAME_LEN))) {
    912      1.52       mrg 		MUE_PRINTF(un, "packet length %d\n too long", len);
    913      1.52       mrg 		return 0;
    914      1.12       rin 	}
    915       1.1       rin 
    916      1.12       rin 	KASSERT((len & ~MUE_TX_CMD_A_LEN_MASK) == 0);
    917      1.12       rin 	tx_cmd_a = len | MUE_TX_CMD_A_FCS;
    918       1.3       rin 
    919      1.12       rin 	if (tso) {
    920      1.12       rin 		tx_cmd_a |= MUE_TX_CMD_A_LSO;
    921       1.3       rin 		if (__predict_true(m->m_pkthdr.segsz > MUE_TX_MSS_MIN))
    922      1.12       rin 			tx_cmd_b = m->m_pkthdr.segsz;
    923       1.3       rin 		else
    924      1.12       rin 			tx_cmd_b = MUE_TX_MSS_MIN;
    925      1.12       rin 		tx_cmd_b <<= MUE_TX_CMD_B_MSS_SHIFT;
    926      1.12       rin 		KASSERT((tx_cmd_b & ~MUE_TX_CMD_B_MSS_MASK) == 0);
    927      1.52       mrg 		rv = mue_prepare_tso(un, m);
    928      1.37       rin 		if (__predict_false(rv))
    929      1.52       mrg 			return 0;
    930      1.20       rin 	} else {
    931      1.20       rin 		if (ipe)
    932      1.20       rin 			tx_cmd_a |= MUE_TX_CMD_A_IPE;
    933      1.20       rin 		if (tpe)
    934      1.20       rin 			tx_cmd_a |= MUE_TX_CMD_A_TPE;
    935      1.12       rin 		tx_cmd_b = 0;
    936      1.20       rin 	}
    937      1.12       rin 
    938      1.12       rin 	hdr.tx_cmd_a = htole32(tx_cmd_a);
    939      1.12       rin 	hdr.tx_cmd_b = htole32(tx_cmd_b);
    940       1.3       rin 
    941      1.52       mrg 	memcpy(c->unc_buf, &hdr, sizeof(hdr));
    942      1.52       mrg 	m_copydata(m, 0, len, c->unc_buf + sizeof(hdr));
    943      1.32       rin 
    944      1.52       mrg 	return len + sizeof(hdr);
    945       1.1       rin }
    946       1.1       rin 
    947      1.37       rin /*
    948      1.37       rin  * L3 length field should be cleared.
    949      1.37       rin  */
    950      1.37       rin static int
    951      1.52       mrg mue_prepare_tso(struct usbnet *un, struct mbuf *m)
    952       1.3       rin {
    953       1.3       rin 	struct ether_header *eh;
    954       1.3       rin 	struct ip *ip;
    955       1.3       rin 	struct ip6_hdr *ip6;
    956      1.37       rin 	uint16_t type, len = 0;
    957      1.18       rin 	int off;
    958       1.3       rin 
    959      1.41       rin 	if (__predict_true(m->m_len >= (int)sizeof(*eh))) {
    960      1.37       rin 		eh = mtod(m, struct ether_header *);
    961      1.37       rin 		type = eh->ether_type;
    962      1.37       rin 	} else
    963      1.37       rin 		m_copydata(m, offsetof(struct ether_header, ether_type),
    964      1.37       rin 		    sizeof(type), &type);
    965      1.37       rin 	switch (type = htons(type)) {
    966       1.3       rin 	case ETHERTYPE_IP:
    967       1.3       rin 	case ETHERTYPE_IPV6:
    968      1.18       rin 		off = ETHER_HDR_LEN;
    969       1.3       rin 		break;
    970       1.3       rin 	case ETHERTYPE_VLAN:
    971      1.18       rin 		off = ETHER_HDR_LEN + ETHER_VLAN_ENCAP_LEN;
    972       1.3       rin 		break;
    973       1.3       rin 	default:
    974      1.37       rin 		return EINVAL;
    975       1.3       rin 	}
    976       1.3       rin 
    977      1.13       rin 	if (m->m_pkthdr.csum_flags & M_CSUM_TSOv4) {
    978      1.41       rin 		if (__predict_true(m->m_len >= off + (int)sizeof(*ip))) {
    979      1.37       rin 			ip = (void *)(mtod(m, char *) + off);
    980      1.37       rin 			ip->ip_len = 0;
    981      1.37       rin 		} else
    982      1.37       rin 			m_copyback(m, off + offsetof(struct ip, ip_len),
    983      1.37       rin 			    sizeof(len), &len);
    984       1.3       rin 	} else {
    985      1.41       rin 		if (__predict_true(m->m_len >= off + (int)sizeof(*ip6))) {
    986      1.37       rin 			ip6 = (void *)(mtod(m, char *) + off);
    987      1.37       rin 			ip6->ip6_plen = 0;
    988      1.37       rin 		} else
    989      1.37       rin 			m_copyback(m, off + offsetof(struct ip6_hdr, ip6_plen),
    990      1.37       rin 			    sizeof(len), &len);
    991       1.3       rin 	}
    992      1.37       rin 	return 0;
    993       1.3       rin }
    994       1.3       rin 
    995       1.3       rin static void
    996      1.59   thorpej mue_setiff_locked(struct usbnet *un)
    997       1.1       rin {
    998      1.52       mrg 	struct ethercom *ec = usbnet_ec(un);
    999      1.52       mrg 	struct ifnet * const ifp = usbnet_ifp(un);
   1000       1.1       rin 	const uint8_t *enaddr = CLLADDR(ifp->if_sadl);
   1001       1.1       rin 	struct ether_multi *enm;
   1002       1.1       rin 	struct ether_multistep step;
   1003       1.1       rin 	uint32_t pfiltbl[MUE_NUM_ADDR_FILTX][2];
   1004       1.1       rin 	uint32_t hashtbl[MUE_DP_SEL_VHF_HASH_LEN];
   1005       1.1       rin 	uint32_t reg, rxfilt, h, hireg, loreg;
   1006       1.8       rin 	size_t i;
   1007       1.1       rin 
   1008      1.52       mrg 	if (usbnet_isdying(un))
   1009       1.1       rin 		return;
   1010       1.1       rin 
   1011       1.1       rin 	/* Clear perfect filter and hash tables. */
   1012       1.1       rin 	memset(pfiltbl, 0, sizeof(pfiltbl));
   1013       1.1       rin 	memset(hashtbl, 0, sizeof(hashtbl));
   1014       1.1       rin 
   1015      1.52       mrg 	reg = (un->un_flags & LAN7500) ? MUE_7500_RFE_CTL : MUE_7800_RFE_CTL;
   1016      1.52       mrg 	rxfilt = mue_csr_read(un, reg);
   1017       1.1       rin 	rxfilt &= ~(MUE_RFE_CTL_PERFECT | MUE_RFE_CTL_MULTICAST_HASH |
   1018       1.1       rin 	    MUE_RFE_CTL_UNICAST | MUE_RFE_CTL_MULTICAST);
   1019       1.1       rin 
   1020       1.1       rin 	/* Always accept broadcast frames. */
   1021       1.1       rin 	rxfilt |= MUE_RFE_CTL_BROADCAST;
   1022       1.1       rin 
   1023      1.25       rin 	if (ifp->if_flags & IFF_PROMISC) {
   1024      1.25       rin 		rxfilt |= MUE_RFE_CTL_UNICAST;
   1025      1.25       rin allmulti:	rxfilt |= MUE_RFE_CTL_MULTICAST;
   1026      1.25       rin 		ifp->if_flags |= IFF_ALLMULTI;
   1027      1.26       rin 		if (ifp->if_flags & IFF_PROMISC)
   1028      1.52       mrg 			DPRINTF(un, "promisc\n");
   1029      1.26       rin 		else
   1030      1.52       mrg 			DPRINTF(un, "allmulti\n");
   1031       1.1       rin 	} else {
   1032       1.1       rin 		/* Now program new ones. */
   1033       1.1       rin 		pfiltbl[0][0] = MUE_ENADDR_HI(enaddr) | MUE_ADDR_FILTX_VALID;
   1034       1.1       rin 		pfiltbl[0][1] = MUE_ENADDR_LO(enaddr);
   1035       1.1       rin 		i = 1;
   1036      1.48   msaitoh 		ETHER_LOCK(ec);
   1037      1.48   msaitoh 		ETHER_FIRST_MULTI(step, ec, enm);
   1038       1.1       rin 		while (enm != NULL) {
   1039       1.1       rin 			if (memcmp(enm->enm_addrlo, enm->enm_addrhi,
   1040       1.1       rin 			    ETHER_ADDR_LEN)) {
   1041       1.1       rin 				memset(pfiltbl, 0, sizeof(pfiltbl));
   1042       1.1       rin 				memset(hashtbl, 0, sizeof(hashtbl));
   1043       1.1       rin 				rxfilt &= ~MUE_RFE_CTL_MULTICAST_HASH;
   1044      1.48   msaitoh 				ETHER_UNLOCK(ec);
   1045       1.1       rin 				goto allmulti;
   1046       1.1       rin 			}
   1047       1.1       rin 			if (i < MUE_NUM_ADDR_FILTX) {
   1048       1.1       rin 				/* Use perfect address table if possible. */
   1049       1.1       rin 				pfiltbl[i][0] = MUE_ENADDR_HI(enm->enm_addrlo) |
   1050       1.1       rin 				    MUE_ADDR_FILTX_VALID;
   1051       1.1       rin 				pfiltbl[i][1] = MUE_ENADDR_LO(enm->enm_addrlo);
   1052       1.1       rin 			} else {
   1053       1.1       rin 				/* Otherwise, use hash table. */
   1054       1.1       rin 				rxfilt |= MUE_RFE_CTL_MULTICAST_HASH;
   1055       1.1       rin 				h = (ether_crc32_be(enm->enm_addrlo,
   1056       1.1       rin 				    ETHER_ADDR_LEN) >> 23) & 0x1ff;
   1057      1.44   msaitoh 				hashtbl[h / 32] |= 1 << (h % 32);
   1058       1.1       rin 			}
   1059       1.1       rin 			i++;
   1060       1.1       rin 			ETHER_NEXT_MULTI(step, enm);
   1061       1.1       rin 		}
   1062      1.48   msaitoh 		ETHER_UNLOCK(ec);
   1063       1.1       rin 		rxfilt |= MUE_RFE_CTL_PERFECT;
   1064      1.25       rin 		ifp->if_flags &= ~IFF_ALLMULTI;
   1065      1.26       rin 		if (rxfilt & MUE_RFE_CTL_MULTICAST_HASH)
   1066      1.52       mrg 			DPRINTF(un, "perfect filter and hash tables\n");
   1067      1.26       rin 		else
   1068      1.52       mrg 			DPRINTF(un, "perfect filter\n");
   1069       1.1       rin 	}
   1070       1.1       rin 
   1071       1.1       rin 	for (i = 0; i < MUE_NUM_ADDR_FILTX; i++) {
   1072      1.52       mrg 		hireg = (un->un_flags & LAN7500) ?
   1073       1.1       rin 		    MUE_7500_ADDR_FILTX(i) : MUE_7800_ADDR_FILTX(i);
   1074       1.1       rin 		loreg = hireg + 4;
   1075      1.52       mrg 		mue_csr_write(un, hireg, 0);
   1076      1.52       mrg 		mue_csr_write(un, loreg, pfiltbl[i][1]);
   1077      1.52       mrg 		mue_csr_write(un, hireg, pfiltbl[i][0]);
   1078       1.1       rin 	}
   1079       1.1       rin 
   1080      1.52       mrg 	mue_dataport_write(un, MUE_DP_SEL_VHF, MUE_DP_SEL_VHF_VLAN_LEN,
   1081       1.1       rin 	    MUE_DP_SEL_VHF_HASH_LEN, hashtbl);
   1082       1.1       rin 
   1083      1.52       mrg 	mue_csr_write(un, reg, rxfilt);
   1084       1.1       rin }
   1085       1.1       rin 
   1086       1.1       rin static void
   1087      1.59   thorpej mue_sethwcsum_locked(struct usbnet *un)
   1088       1.1       rin {
   1089      1.52       mrg 	struct ifnet * const ifp = usbnet_ifp(un);
   1090       1.1       rin 	uint32_t reg, val;
   1091       1.1       rin 
   1092      1.52       mrg 	reg = (un->un_flags & LAN7500) ? MUE_7500_RFE_CTL : MUE_7800_RFE_CTL;
   1093      1.52       mrg 	val = mue_csr_read(un, reg);
   1094       1.1       rin 
   1095      1.29       rin 	if (ifp->if_capenable & IFCAP_CSUM_IPv4_Rx) {
   1096      1.52       mrg 		DPRINTF(un, "RX IPv4 hwcsum enabled\n");
   1097      1.29       rin 		val |= MUE_RFE_CTL_IP_COE;
   1098       1.1       rin 	} else {
   1099      1.52       mrg 		DPRINTF(un, "RX IPv4 hwcsum disabled\n");
   1100      1.29       rin 		val &= ~MUE_RFE_CTL_IP_COE;
   1101      1.29       rin 	}
   1102      1.29       rin 
   1103      1.29       rin 	if (ifp->if_capenable &
   1104      1.29       rin 	    (IFCAP_CSUM_TCPv4_Rx | IFCAP_CSUM_UDPv4_Rx |
   1105      1.29       rin 	     IFCAP_CSUM_TCPv6_Rx | IFCAP_CSUM_UDPv6_Rx)) {
   1106      1.52       mrg 		DPRINTF(un, "RX L4 hwcsum enabled\n");
   1107      1.29       rin 		val |= MUE_RFE_CTL_TCPUDP_COE;
   1108      1.29       rin 	} else {
   1109      1.52       mrg 		DPRINTF(un, "RX L4 hwcsum disabled\n");
   1110      1.29       rin 		val &= ~MUE_RFE_CTL_TCPUDP_COE;
   1111      1.29       rin 	}
   1112       1.1       rin 
   1113       1.1       rin 	val &= ~MUE_RFE_CTL_VLAN_FILTER;
   1114       1.1       rin 
   1115      1.52       mrg 	mue_csr_write(un, reg, val);
   1116       1.1       rin }
   1117       1.1       rin 
   1118      1.22       rin static void
   1119      1.59   thorpej mue_setmtu_locked(struct usbnet *un)
   1120      1.22       rin {
   1121      1.52       mrg 	struct ifnet * const ifp = usbnet_ifp(un);
   1122      1.22       rin 	uint32_t val;
   1123      1.22       rin 
   1124      1.22       rin 	/* Set the maximum frame size. */
   1125      1.52       mrg 	MUE_CLRBIT(un, MUE_MAC_RX, MUE_MAC_RX_RXEN);
   1126      1.52       mrg 	val = mue_csr_read(un, MUE_MAC_RX);
   1127      1.22       rin 	val &= ~MUE_MAC_RX_MAX_SIZE_MASK;
   1128      1.22       rin 	val |= MUE_MAC_RX_MAX_LEN(MUE_FRAME_LEN(ifp->if_mtu));
   1129      1.52       mrg 	mue_csr_write(un, MUE_MAC_RX, val);
   1130      1.52       mrg 	MUE_SETBIT(un, MUE_MAC_RX, MUE_MAC_RX_RXEN);
   1131      1.22       rin }
   1132       1.1       rin 
   1133       1.1       rin static void
   1134      1.59   thorpej mue_uno_rx_loop(struct usbnet *un, struct usbnet_chain *c, uint32_t total_len)
   1135       1.1       rin {
   1136      1.52       mrg 	struct ifnet * const ifp = usbnet_ifp(un);
   1137       1.1       rin 	struct mue_rxbuf_hdr *hdrp;
   1138      1.52       mrg 	uint32_t rx_cmd_a;
   1139       1.1       rin 	uint16_t pktlen;
   1140      1.20       rin 	int csum;
   1141      1.52       mrg 	uint8_t *buf = c->unc_buf;
   1142      1.20       rin 	bool v6;
   1143       1.1       rin 
   1144      1.52       mrg 	KASSERTMSG(total_len <= un->un_rx_bufsz, "%u vs %u",
   1145      1.52       mrg 	    total_len, un->un_rx_bufsz);
   1146       1.1       rin 
   1147       1.1       rin 	do {
   1148      1.52       mrg 		if (__predict_false(total_len < sizeof(*hdrp))) {
   1149      1.52       mrg 			MUE_PRINTF(un, "packet length %u too short\n", total_len);
   1150      1.57   thorpej 			if_statinc(ifp, if_ierrors);
   1151      1.52       mrg 			return;
   1152       1.1       rin 		}
   1153       1.1       rin 
   1154       1.1       rin 		hdrp = (struct mue_rxbuf_hdr *)buf;
   1155       1.1       rin 		rx_cmd_a = le32toh(hdrp->rx_cmd_a);
   1156       1.1       rin 
   1157      1.20       rin 		if (__predict_false(rx_cmd_a & MUE_RX_CMD_A_ERRORS)) {
   1158      1.20       rin 			/*
   1159      1.20       rin 			 * We cannot use MUE_RX_CMD_A_RED bit here;
   1160      1.20       rin 			 * it is turned on in the cases of L3/L4
   1161      1.20       rin 			 * checksum errors which we handle below.
   1162      1.20       rin 			 */
   1163      1.58  christos 			MUE_PRINTF(un, "rx_cmd_a: %#x\n", rx_cmd_a);
   1164      1.57   thorpej 			if_statinc(ifp, if_ierrors);
   1165      1.52       mrg 			return;
   1166       1.1       rin 		}
   1167       1.1       rin 
   1168       1.1       rin 		pktlen = (uint16_t)(rx_cmd_a & MUE_RX_CMD_A_LEN_MASK);
   1169      1.52       mrg 		if (un->un_flags & LAN7500)
   1170       1.1       rin 			pktlen -= 2;
   1171       1.1       rin 
   1172      1.10       rin 		if (__predict_false(pktlen < ETHER_HDR_LEN + ETHER_CRC_LEN ||
   1173      1.22       rin 		    pktlen > MCLBYTES - ETHER_ALIGN || /* XXX */
   1174      1.52       mrg 		    pktlen + sizeof(*hdrp) > total_len)) {
   1175      1.52       mrg 			MUE_PRINTF(un, "invalid packet length %d\n", pktlen);
   1176      1.57   thorpej 			if_statinc(ifp, if_ierrors);
   1177      1.52       mrg 			return;
   1178       1.1       rin 		}
   1179       1.1       rin 
   1180      1.20       rin 		if (__predict_false(rx_cmd_a & MUE_RX_CMD_A_ICSM)) {
   1181      1.20       rin 			csum = 0;
   1182      1.20       rin 		} else {
   1183      1.20       rin 			v6 = rx_cmd_a & MUE_RX_CMD_A_IPV;
   1184      1.20       rin 			switch (rx_cmd_a & MUE_RX_CMD_A_PID) {
   1185      1.20       rin 			case MUE_RX_CMD_A_PID_TCP:
   1186      1.20       rin 				csum = v6 ?
   1187      1.20       rin 				    M_CSUM_TCPv6 : M_CSUM_IPv4 | M_CSUM_TCPv4;
   1188      1.20       rin 				break;
   1189      1.20       rin 			case MUE_RX_CMD_A_PID_UDP:
   1190      1.20       rin 				csum = v6 ?
   1191      1.20       rin 				    M_CSUM_UDPv6 : M_CSUM_IPv4 | M_CSUM_UDPv4;
   1192      1.20       rin 				break;
   1193      1.20       rin 			case MUE_RX_CMD_A_PID_IP:
   1194      1.20       rin 				csum = v6 ? 0 : M_CSUM_IPv4;
   1195      1.20       rin 				break;
   1196      1.20       rin 			default:
   1197      1.20       rin 				csum = 0;
   1198      1.20       rin 				break;
   1199      1.20       rin 			}
   1200      1.20       rin 			csum &= ifp->if_csum_flags_rx;
   1201      1.20       rin 			if (__predict_false((csum & M_CSUM_IPv4) &&
   1202      1.20       rin 			    (rx_cmd_a & MUE_RX_CMD_A_ICE)))
   1203      1.20       rin 				csum |= M_CSUM_IPv4_BAD;
   1204      1.20       rin 			if (__predict_false((csum & ~M_CSUM_IPv4) &&
   1205      1.20       rin 			    (rx_cmd_a & MUE_RX_CMD_A_TCE)))
   1206      1.20       rin 				csum |= M_CSUM_TCP_UDP_BAD;
   1207      1.20       rin 		}
   1208      1.52       mrg 
   1209      1.52       mrg 		usbnet_enqueue(un, buf + sizeof(*hdrp), pktlen, csum,
   1210      1.52       mrg 			       0, M_HASFCS);
   1211       1.1       rin 
   1212       1.1       rin 		/* Attention: sizeof(hdr) = 10 */
   1213       1.1       rin 		pktlen = roundup(pktlen + sizeof(*hdrp), 4);
   1214      1.52       mrg 		if (pktlen > total_len)
   1215      1.52       mrg 			pktlen = total_len;
   1216      1.52       mrg 		total_len -= pktlen;
   1217       1.1       rin 		buf += pktlen;
   1218      1.52       mrg 	} while (total_len > 0);
   1219       1.1       rin }
   1220       1.1       rin 
   1221       1.1       rin static int
   1222      1.52       mrg mue_init_locked(struct ifnet *ifp)
   1223       1.1       rin {
   1224      1.52       mrg 	struct usbnet * const un = ifp->if_softc;
   1225       1.1       rin 
   1226      1.52       mrg 	if (usbnet_isdying(un)) {
   1227      1.52       mrg 		DPRINTF(un, "dying\n");
   1228       1.1       rin 		return EIO;
   1229       1.1       rin 	}
   1230       1.1       rin 
   1231       1.1       rin 	/* Cancel pending I/O and free all TX/RX buffers. */
   1232       1.1       rin 	if (ifp->if_flags & IFF_RUNNING)
   1233      1.52       mrg 		usbnet_stop(un, ifp, 1);
   1234       1.1       rin 
   1235      1.52       mrg 	mue_reset(un);
   1236       1.1       rin 
   1237       1.1       rin 	/* Set MAC address. */
   1238      1.52       mrg 	mue_set_macaddr(un);
   1239       1.1       rin 
   1240       1.1       rin 	/* Load the multicast filter. */
   1241      1.59   thorpej 	mue_setiff_locked(un);
   1242       1.1       rin 
   1243       1.1       rin 	/* TCP/UDP checksum offload engines. */
   1244      1.59   thorpej 	mue_sethwcsum_locked(un);
   1245       1.1       rin 
   1246      1.22       rin 	/* Set MTU. */
   1247      1.59   thorpej 	mue_setmtu_locked(un);
   1248      1.22       rin 
   1249      1.52       mrg 	return usbnet_init_rx_tx(un);
   1250      1.52       mrg }
   1251       1.1       rin 
   1252      1.52       mrg static int
   1253      1.59   thorpej mue_uno_init(struct ifnet *ifp)
   1254      1.52       mrg {
   1255      1.52       mrg 	struct usbnet * const	un = ifp->if_softc;
   1256      1.52       mrg 	int rv;
   1257       1.1       rin 
   1258      1.59   thorpej 	usbnet_lock_core(un);
   1259      1.59   thorpej 	usbnet_busy(un);
   1260      1.52       mrg 	rv = mue_init_locked(ifp);
   1261      1.59   thorpej 	usbnet_unbusy(un);
   1262      1.59   thorpej 	usbnet_unlock_core(un);
   1263       1.1       rin 
   1264      1.52       mrg 	return rv;
   1265       1.1       rin }
   1266       1.1       rin 
   1267       1.1       rin static int
   1268      1.59   thorpej mue_uno_ioctl(struct ifnet *ifp, u_long cmd, void *data)
   1269       1.1       rin {
   1270      1.52       mrg 	struct usbnet * const un = ifp->if_softc;
   1271       1.1       rin 
   1272      1.59   thorpej 	usbnet_lock_core(un);
   1273      1.59   thorpej 	usbnet_busy(un);
   1274      1.59   thorpej 
   1275      1.22       rin 	switch (cmd) {
   1276       1.1       rin 	case SIOCSIFFLAGS:
   1277      1.52       mrg 	case SIOCSETHERCAP:
   1278      1.52       mrg 	case SIOCADDMULTI:
   1279      1.52       mrg 	case SIOCDELMULTI:
   1280      1.59   thorpej 		mue_setiff_locked(un);
   1281      1.52       mrg 		break;
   1282      1.52       mrg 	case SIOCSIFCAP:
   1283      1.59   thorpej 		mue_sethwcsum_locked(un);
   1284      1.52       mrg 		break;
   1285      1.52       mrg 	case SIOCSIFMTU:
   1286      1.59   thorpej 		mue_setmtu_locked(un);
   1287       1.1       rin 		break;
   1288       1.1       rin 	default:
   1289       1.1       rin 		break;
   1290       1.1       rin 	}
   1291       1.1       rin 
   1292      1.59   thorpej 	usbnet_unbusy(un);
   1293      1.59   thorpej 	usbnet_unlock_core(un);
   1294      1.59   thorpej 
   1295      1.52       mrg 	return 0;
   1296       1.1       rin }
   1297       1.1       rin 
   1298       1.1       rin static void
   1299      1.52       mrg mue_reset(struct usbnet *un)
   1300       1.1       rin {
   1301      1.52       mrg 	if (usbnet_isdying(un))
   1302       1.1       rin 		return;
   1303       1.1       rin 
   1304       1.1       rin 	/* Wait a little while for the chip to get its brains in order. */
   1305      1.52       mrg 	usbd_delay_ms(un->un_udev, 1);
   1306       1.1       rin 
   1307      1.52       mrg //	mue_chip_init(un); /* XXX */
   1308       1.1       rin }
   1309       1.1       rin 
   1310       1.1       rin static void
   1311      1.59   thorpej mue_uno_stop(struct ifnet *ifp, int disable)
   1312       1.1       rin {
   1313      1.52       mrg 	struct usbnet * const un = ifp->if_softc;
   1314      1.27   mlelstv 
   1315      1.52       mrg 	mue_reset(un);
   1316       1.1       rin }
   1317       1.1       rin 
   1318      1.52       mrg #ifdef _MODULE
   1319      1.52       mrg #include "ioconf.c"
   1320      1.52       mrg #endif
   1321       1.1       rin 
   1322      1.52       mrg USBNET_MODULE(mue)
   1323