Home | History | Annotate | Line # | Download | only in usb
motg.c revision 1.17
      1  1.17  jakllsch /*	$NetBSD: motg.c,v 1.17 2016/06/05 18:46:03 jakllsch Exp $	*/
      2   1.1    bouyer 
      3   1.1    bouyer /*
      4   1.1    bouyer  * Copyright (c) 1998, 2004, 2011, 2012, 2014 The NetBSD Foundation, Inc.
      5   1.1    bouyer  * All rights reserved.
      6   1.1    bouyer  *
      7   1.1    bouyer  * This code is derived from software contributed to The NetBSD Foundation
      8   1.1    bouyer  * by Lennart Augustsson (lennart (at) augustsson.net) at
      9   1.1    bouyer  * Carlstedt Research & Technology, Jared D. McNeill (jmcneill (at) invisible.ca),
     10   1.1    bouyer  * Matthew R. Green (mrg (at) eterna.com.au), and Manuel Bouyer (bouyer (at) netbsd.org).
     11   1.1    bouyer  *
     12   1.1    bouyer  * Redistribution and use in source and binary forms, with or without
     13   1.1    bouyer  * modification, are permitted provided that the following conditions
     14   1.1    bouyer  * are met:
     15   1.1    bouyer  * 1. Redistributions of source code must retain the above copyright
     16   1.1    bouyer  *    notice, this list of conditions and the following disclaimer.
     17   1.1    bouyer  * 2. Redistributions in binary form must reproduce the above copyright
     18   1.1    bouyer  *    notice, this list of conditions and the following disclaimer in the
     19   1.1    bouyer  *    documentation and/or other materials provided with the distribution.
     20   1.1    bouyer  *
     21   1.1    bouyer  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     22   1.1    bouyer  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     23   1.1    bouyer  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     24   1.1    bouyer  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     25   1.1    bouyer  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     26   1.1    bouyer  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     27   1.1    bouyer  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     28   1.1    bouyer  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     29   1.1    bouyer  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     30   1.1    bouyer  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     31   1.1    bouyer  * POSSIBILITY OF SUCH DAMAGE.
     32   1.1    bouyer  */
     33   1.1    bouyer 
     34   1.1    bouyer 
     35   1.1    bouyer /*
     36   1.1    bouyer  * This file contains the driver for the Mentor Graphics Inventra USB
     37   1.1    bouyer  * 2.0 High Speed Dual-Role controller.
     38   1.1    bouyer  *
     39   1.1    bouyer  * NOTE: The current implementation only supports Device Side Mode!
     40   1.1    bouyer  */
     41   1.1    bouyer 
     42  1.14     skrll #include <sys/cdefs.h>
     43  1.17  jakllsch __KERNEL_RCSID(0, "$NetBSD: motg.c,v 1.17 2016/06/05 18:46:03 jakllsch Exp $");
     44  1.14     skrll 
     45  1.14     skrll #ifdef _KERNEL_OPT
     46  1.10  jmcneill #include "opt_motg.h"
     47  1.14     skrll #include "opt_usb.h"
     48  1.14     skrll #endif
     49  1.10  jmcneill 
     50  1.14     skrll #include <sys/param.h>
     51   1.1    bouyer 
     52  1.14     skrll #include <sys/bus.h>
     53  1.14     skrll #include <sys/cpu.h>
     54  1.14     skrll #include <sys/device.h>
     55   1.1    bouyer #include <sys/kernel.h>
     56   1.1    bouyer #include <sys/kmem.h>
     57   1.1    bouyer #include <sys/proc.h>
     58   1.1    bouyer #include <sys/queue.h>
     59  1.14     skrll #include <sys/select.h>
     60  1.14     skrll #include <sys/sysctl.h>
     61  1.14     skrll #include <sys/systm.h>
     62   1.1    bouyer 
     63   1.1    bouyer #include <machine/endian.h>
     64   1.1    bouyer 
     65   1.1    bouyer #include <dev/usb/usb.h>
     66   1.1    bouyer #include <dev/usb/usbdi.h>
     67   1.1    bouyer #include <dev/usb/usbdivar.h>
     68   1.1    bouyer #include <dev/usb/usb_mem.h>
     69  1.14     skrll #include <dev/usb/usbhist.h>
     70   1.1    bouyer 
     71  1.10  jmcneill #ifdef MOTG_ALLWINNER
     72  1.10  jmcneill #include <arch/arm/allwinner/awin_otgreg.h>
     73  1.10  jmcneill #else
     74   1.1    bouyer #include <dev/usb/motgreg.h>
     75  1.10  jmcneill #endif
     76  1.10  jmcneill 
     77   1.1    bouyer #include <dev/usb/motgvar.h>
     78  1.14     skrll #include <dev/usb/usbroothub.h>
     79  1.14     skrll 
     80  1.14     skrll #ifdef USB_DEBUG
     81  1.14     skrll #ifndef MOTG_DEBUG
     82  1.14     skrll #define motgdebug 0
     83  1.14     skrll #else
     84  1.14     skrll int motgdebug = 0;
     85  1.14     skrll 
     86  1.14     skrll SYSCTL_SETUP(sysctl_hw_motg_setup, "sysctl hw.motg setup")
     87  1.14     skrll {
     88  1.14     skrll 	int err;
     89  1.14     skrll 	const struct sysctlnode *rnode;
     90  1.14     skrll 	const struct sysctlnode *cnode;
     91  1.14     skrll 
     92  1.14     skrll 	err = sysctl_createv(clog, 0, NULL, &rnode,
     93  1.14     skrll 	    CTLFLAG_PERMANENT, CTLTYPE_NODE, "motg",
     94  1.14     skrll 	    SYSCTL_DESCR("motg global controls"),
     95  1.14     skrll 	    NULL, 0, NULL, 0, CTL_HW, CTL_CREATE, CTL_EOL);
     96  1.14     skrll 
     97  1.14     skrll 	if (err)
     98  1.14     skrll 		goto fail;
     99  1.14     skrll 
    100  1.14     skrll 	/* control debugging printfs */
    101  1.14     skrll 	err = sysctl_createv(clog, 0, &rnode, &cnode,
    102  1.14     skrll 	    CTLFLAG_PERMANENT|CTLFLAG_READWRITE, CTLTYPE_INT,
    103  1.14     skrll 	    "debug", SYSCTL_DESCR("Enable debugging output"),
    104  1.14     skrll 	    NULL, 0, &motgdebug, sizeof(motgdebug), CTL_CREATE, CTL_EOL);
    105  1.14     skrll 	if (err)
    106  1.14     skrll 		goto fail;
    107  1.14     skrll 
    108  1.14     skrll 	return;
    109  1.14     skrll fail:
    110  1.14     skrll 	aprint_error("%s: sysctl_createv failed (err = %d)\n", __func__, err);
    111  1.14     skrll }
    112  1.14     skrll 
    113  1.14     skrll #endif /* MOTG_DEBUG */
    114  1.14     skrll #endif /* USB_DEBUG */
    115   1.1    bouyer 
    116   1.1    bouyer #define MD_ROOT 0x0002
    117   1.1    bouyer #define MD_CTRL 0x0004
    118   1.1    bouyer #define MD_BULK 0x0008
    119  1.14     skrll 
    120  1.14     skrll #define	DPRINTF(FMT,A,B,C,D)	USBHIST_LOGN(motgdebug,1,FMT,A,B,C,D)
    121  1.14     skrll #define	DPRINTFN(N,FMT,A,B,C,D)	USBHIST_LOGM(motgdebug,N,FMT,A,B,C,D)
    122  1.14     skrll #define	MOTGHIST_FUNC()		USBHIST_FUNC()
    123  1.14     skrll #define	MOTGHIST_CALLED(name)	USBHIST_CALLED(motgdebug)
    124  1.14     skrll 
    125   1.1    bouyer 
    126   1.1    bouyer /* various timeouts, for various speeds */
    127   1.1    bouyer /* control NAK timeouts */
    128   1.1    bouyer #define NAK_TO_CTRL	10	/* 1024 frames, about 1s */
    129   1.1    bouyer #define NAK_TO_CTRL_HIGH 13	/* 8k microframes, about 0.8s */
    130   1.1    bouyer 
    131   1.1    bouyer /* intr/iso polling intervals */
    132   1.1    bouyer #define POLL_TO		100	/* 100 frames, about 0.1s */
    133   1.1    bouyer #define POLL_TO_HIGH	10	/* 100 microframes, about 0.12s */
    134   1.1    bouyer 
    135   1.1    bouyer /* bulk NAK timeouts */
    136   1.3    bouyer #define NAK_TO_BULK	0 /* disabled */
    137   1.3    bouyer #define NAK_TO_BULK_HIGH 0
    138   1.1    bouyer 
    139   1.1    bouyer static void 		motg_hub_change(struct motg_softc *);
    140   1.1    bouyer 
    141  1.14     skrll static usbd_status	motg_root_intr_transfer(struct usbd_xfer *);
    142  1.14     skrll static usbd_status	motg_root_intr_start(struct usbd_xfer *);
    143  1.14     skrll static void		motg_root_intr_abort(struct usbd_xfer *);
    144  1.14     skrll static void		motg_root_intr_close(struct usbd_pipe *);
    145  1.14     skrll static void		motg_root_intr_done(struct usbd_xfer *);
    146  1.14     skrll 
    147  1.14     skrll static usbd_status	motg_open(struct usbd_pipe *);
    148   1.1    bouyer static void		motg_poll(struct usbd_bus *);
    149   1.1    bouyer static void		motg_softintr(void *);
    150  1.14     skrll static struct usbd_xfer *
    151  1.14     skrll 			motg_allocx(struct usbd_bus *, unsigned int);
    152  1.14     skrll static void		motg_freex(struct usbd_bus *, struct usbd_xfer *);
    153   1.1    bouyer static void		motg_get_lock(struct usbd_bus *, kmutex_t **);
    154  1.14     skrll static int		motg_roothub_ctrl(struct usbd_bus *, usb_device_request_t *,
    155  1.14     skrll 			    void *, int);
    156  1.14     skrll 
    157  1.14     skrll static void		motg_noop(struct usbd_pipe *pipe);
    158   1.1    bouyer static usbd_status	motg_portreset(struct motg_softc*);
    159   1.1    bouyer 
    160  1.14     skrll static usbd_status	motg_device_ctrl_transfer(struct usbd_xfer *);
    161  1.14     skrll static usbd_status	motg_device_ctrl_start(struct usbd_xfer *);
    162  1.14     skrll static void		motg_device_ctrl_abort(struct usbd_xfer *);
    163  1.14     skrll static void		motg_device_ctrl_close(struct usbd_pipe *);
    164  1.14     skrll static void		motg_device_ctrl_done(struct usbd_xfer *);
    165   1.1    bouyer static usbd_status	motg_device_ctrl_start1(struct motg_softc *);
    166  1.14     skrll static void		motg_device_ctrl_read(struct usbd_xfer *);
    167   1.1    bouyer static void		motg_device_ctrl_intr_rx(struct motg_softc *);
    168   1.1    bouyer static void		motg_device_ctrl_intr_tx(struct motg_softc *);
    169   1.1    bouyer 
    170  1.14     skrll static usbd_status	motg_device_data_transfer(struct usbd_xfer *);
    171  1.14     skrll static usbd_status	motg_device_data_start(struct usbd_xfer *);
    172   1.1    bouyer static usbd_status	motg_device_data_start1(struct motg_softc *,
    173   1.1    bouyer 			    struct motg_hw_ep *);
    174  1.14     skrll static void		motg_device_data_abort(struct usbd_xfer *);
    175  1.14     skrll static void		motg_device_data_close(struct usbd_pipe *);
    176  1.14     skrll static void		motg_device_data_done(struct usbd_xfer *);
    177   1.1    bouyer static void		motg_device_intr_rx(struct motg_softc *, int);
    178   1.1    bouyer static void		motg_device_intr_tx(struct motg_softc *, int);
    179  1.14     skrll static void		motg_device_data_read(struct usbd_xfer *);
    180  1.14     skrll static void		motg_device_data_write(struct usbd_xfer *);
    181   1.1    bouyer 
    182  1.14     skrll static void		motg_device_clear_toggle(struct usbd_pipe *);
    183  1.14     skrll static void		motg_device_xfer_abort(struct usbd_xfer *);
    184   1.1    bouyer 
    185   1.1    bouyer #define UBARR(sc) bus_space_barrier((sc)->sc_iot, (sc)->sc_ioh, 0, (sc)->sc_size, \
    186   1.1    bouyer 			BUS_SPACE_BARRIER_READ|BUS_SPACE_BARRIER_WRITE)
    187   1.1    bouyer #define UWRITE1(sc, r, x) \
    188   1.1    bouyer  do { UBARR(sc); bus_space_write_1((sc)->sc_iot, (sc)->sc_ioh, (r), (x)); \
    189   1.1    bouyer  } while (/*CONSTCOND*/0)
    190   1.1    bouyer #define UWRITE2(sc, r, x) \
    191   1.1    bouyer  do { UBARR(sc); bus_space_write_2((sc)->sc_iot, (sc)->sc_ioh, (r), (x)); \
    192   1.1    bouyer  } while (/*CONSTCOND*/0)
    193   1.1    bouyer #define UWRITE4(sc, r, x) \
    194   1.1    bouyer  do { UBARR(sc); bus_space_write_4((sc)->sc_iot, (sc)->sc_ioh, (r), (x)); \
    195   1.1    bouyer  } while (/*CONSTCOND*/0)
    196   1.1    bouyer 
    197   1.1    bouyer static __inline uint32_t
    198   1.1    bouyer UREAD1(struct motg_softc *sc, bus_size_t r)
    199   1.1    bouyer {
    200   1.1    bouyer 
    201   1.1    bouyer 	UBARR(sc);
    202   1.1    bouyer 	return bus_space_read_1(sc->sc_iot, sc->sc_ioh, r);
    203   1.1    bouyer }
    204   1.1    bouyer static __inline uint32_t
    205   1.1    bouyer UREAD2(struct motg_softc *sc, bus_size_t r)
    206   1.1    bouyer {
    207   1.1    bouyer 
    208   1.1    bouyer 	UBARR(sc);
    209   1.1    bouyer 	return bus_space_read_2(sc->sc_iot, sc->sc_ioh, r);
    210   1.1    bouyer }
    211   1.4     joerg 
    212   1.4     joerg #if 0
    213   1.1    bouyer static __inline uint32_t
    214   1.1    bouyer UREAD4(struct motg_softc *sc, bus_size_t r)
    215   1.1    bouyer {
    216   1.1    bouyer 
    217   1.1    bouyer 	UBARR(sc);
    218   1.1    bouyer 	return bus_space_read_4(sc->sc_iot, sc->sc_ioh, r);
    219   1.1    bouyer }
    220   1.4     joerg #endif
    221   1.1    bouyer 
    222   1.1    bouyer static void
    223   1.7     skrll musbotg_pull_common(struct motg_softc *sc, uint8_t on)
    224   1.1    bouyer {
    225  1.14     skrll 	uint8_t val;
    226   1.1    bouyer 
    227  1.14     skrll 	val = UREAD1(sc, MUSB2_REG_POWER);
    228  1.14     skrll 	if (on)
    229  1.14     skrll 		val |= MUSB2_MASK_SOFTC;
    230  1.14     skrll 	else
    231  1.14     skrll 		val &= ~MUSB2_MASK_SOFTC;
    232   1.1    bouyer 
    233  1.14     skrll 	UWRITE1(sc, MUSB2_REG_POWER, val);
    234   1.1    bouyer }
    235   1.1    bouyer 
    236   1.1    bouyer const struct usbd_bus_methods motg_bus_methods = {
    237  1.14     skrll 	.ubm_open =	motg_open,
    238  1.14     skrll 	.ubm_softint =	motg_softintr,
    239  1.14     skrll 	.ubm_dopoll =	motg_poll,
    240  1.14     skrll 	.ubm_allocx =	motg_allocx,
    241  1.14     skrll 	.ubm_freex =	motg_freex,
    242  1.14     skrll 	.ubm_getlock =	motg_get_lock,
    243  1.14     skrll 	.ubm_rhctrl =	motg_roothub_ctrl,
    244   1.1    bouyer };
    245   1.1    bouyer 
    246   1.1    bouyer const struct usbd_pipe_methods motg_root_intr_methods = {
    247  1.14     skrll 	.upm_transfer =	motg_root_intr_transfer,
    248  1.14     skrll 	.upm_start =	motg_root_intr_start,
    249  1.14     skrll 	.upm_abort =	motg_root_intr_abort,
    250  1.14     skrll 	.upm_close =	motg_root_intr_close,
    251  1.14     skrll 	.upm_cleartoggle =	motg_noop,
    252  1.14     skrll 	.upm_done =	motg_root_intr_done,
    253   1.1    bouyer };
    254   1.1    bouyer 
    255   1.1    bouyer const struct usbd_pipe_methods motg_device_ctrl_methods = {
    256  1.14     skrll 	.upm_transfer =	motg_device_ctrl_transfer,
    257  1.14     skrll 	.upm_start =	motg_device_ctrl_start,
    258  1.14     skrll 	.upm_abort =	motg_device_ctrl_abort,
    259  1.14     skrll 	.upm_close =	motg_device_ctrl_close,
    260  1.14     skrll 	.upm_cleartoggle =	motg_noop,
    261  1.14     skrll 	.upm_done =	motg_device_ctrl_done,
    262   1.1    bouyer };
    263   1.1    bouyer 
    264   1.1    bouyer const struct usbd_pipe_methods motg_device_data_methods = {
    265  1.14     skrll 	.upm_transfer =	motg_device_data_transfer,
    266  1.14     skrll 	.upm_start =	motg_device_data_start,
    267  1.14     skrll 	.upm_abort =	motg_device_data_abort,
    268  1.14     skrll 	.upm_close =	motg_device_data_close,
    269  1.14     skrll 	.upm_cleartoggle =	motg_device_clear_toggle,
    270  1.14     skrll 	.upm_done =	motg_device_data_done,
    271   1.1    bouyer };
    272   1.1    bouyer 
    273  1.14     skrll int
    274   1.1    bouyer motg_init(struct motg_softc *sc)
    275   1.1    bouyer {
    276   1.1    bouyer 	uint32_t nrx, ntx, val;
    277   1.1    bouyer 	int dynfifo;
    278   1.1    bouyer 	int offset, i;
    279   1.1    bouyer 
    280  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
    281  1.14     skrll 
    282   1.1    bouyer 	if (sc->sc_mode == MOTG_MODE_DEVICE)
    283  1.14     skrll 		return ENOTSUP; /* not supported */
    284   1.1    bouyer 
    285   1.1    bouyer 	/* disable all interrupts */
    286   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_INTUSBE, 0);
    287   1.1    bouyer 	UWRITE2(sc, MUSB2_REG_INTTXE, 0);
    288   1.1    bouyer 	UWRITE2(sc, MUSB2_REG_INTRXE, 0);
    289   1.1    bouyer 	/* disable pullup */
    290   1.1    bouyer 
    291   1.7     skrll 	musbotg_pull_common(sc, 0);
    292   1.1    bouyer 
    293  1.10  jmcneill #ifdef MUSB2_REG_RXDBDIS
    294   1.1    bouyer 	/* disable double packet buffering XXX what's this ? */
    295   1.1    bouyer 	UWRITE2(sc, MUSB2_REG_RXDBDIS, 0xFFFF);
    296   1.1    bouyer 	UWRITE2(sc, MUSB2_REG_TXDBDIS, 0xFFFF);
    297  1.10  jmcneill #endif
    298   1.1    bouyer 
    299   1.1    bouyer 	/* enable HighSpeed and ISO Update flags */
    300   1.1    bouyer 
    301   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_POWER,
    302   1.1    bouyer 	    MUSB2_MASK_HSENAB | MUSB2_MASK_ISOUPD);
    303   1.1    bouyer 
    304   1.1    bouyer 	if (sc->sc_mode == MOTG_MODE_DEVICE) {
    305   1.1    bouyer 		/* clear Session bit, if set */
    306   1.1    bouyer 		val = UREAD1(sc, MUSB2_REG_DEVCTL);
    307   1.1    bouyer 		val &= ~MUSB2_MASK_SESS;
    308   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_DEVCTL, val);
    309   1.1    bouyer 	} else {
    310   1.1    bouyer 		/* Enter session for Host mode */
    311   1.1    bouyer 		val = UREAD1(sc, MUSB2_REG_DEVCTL);
    312   1.1    bouyer 		val |= MUSB2_MASK_SESS;
    313   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_DEVCTL, val);
    314   1.1    bouyer 	}
    315   1.1    bouyer 	delay(1000);
    316  1.14     skrll 	DPRINTF("DEVCTL 0x%x", UREAD1(sc, MUSB2_REG_DEVCTL), 0, 0, 0);
    317   1.1    bouyer 
    318   1.1    bouyer 	/* disable testmode */
    319   1.1    bouyer 
    320   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_TESTMODE, 0);
    321   1.1    bouyer 
    322  1.10  jmcneill #ifdef MUSB2_REG_MISC
    323   1.7     skrll 	/* set default value */
    324   1.1    bouyer 
    325   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_MISC, 0);
    326  1.10  jmcneill #endif
    327   1.1    bouyer 
    328   1.7     skrll 	/* select endpoint index 0 */
    329   1.1    bouyer 
    330   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_EPINDEX, 0);
    331   1.1    bouyer 
    332   1.9  jmcneill 	if (sc->sc_ep_max == 0) {
    333   1.9  jmcneill 		/* read out number of endpoints */
    334   1.9  jmcneill 		nrx = (UREAD1(sc, MUSB2_REG_EPINFO) / 16);
    335   1.1    bouyer 
    336   1.9  jmcneill 		ntx = (UREAD1(sc, MUSB2_REG_EPINFO) % 16);
    337   1.1    bouyer 
    338   1.9  jmcneill 		/* these numbers exclude the control endpoint */
    339   1.1    bouyer 
    340  1.14     skrll 		DPRINTFN(1,"RX/TX endpoints: %u/%u", nrx, ntx, 0, 0);
    341   1.1    bouyer 
    342   1.9  jmcneill 		sc->sc_ep_max = MAX(nrx, ntx);
    343   1.9  jmcneill 	} else {
    344   1.9  jmcneill 		nrx = ntx = sc->sc_ep_max;
    345   1.9  jmcneill 	}
    346   1.1    bouyer 	if (sc->sc_ep_max == 0) {
    347   1.1    bouyer 		aprint_error_dev(sc->sc_dev, " no endpoints\n");
    348  1.14     skrll 		return -1;
    349   1.1    bouyer 	}
    350   1.1    bouyer 	KASSERT(sc->sc_ep_max <= MOTG_MAX_HW_EP);
    351   1.1    bouyer 	/* read out configuration data */
    352   1.1    bouyer 	val = UREAD1(sc, MUSB2_REG_CONFDATA);
    353   1.1    bouyer 
    354  1.14     skrll 	DPRINTF("Config Data: 0x%02x", val, 0, 0, 0);
    355   1.1    bouyer 
    356   1.1    bouyer 	dynfifo = (val & MUSB2_MASK_CD_DYNFIFOSZ) ? 1 : 0;
    357   1.1    bouyer 
    358   1.7     skrll 	if (dynfifo) {
    359   1.1    bouyer 		aprint_normal_dev(sc->sc_dev, "Dynamic FIFO sizing detected, "
    360   1.1    bouyer 		    "assuming 16Kbytes of FIFO RAM\n");
    361   1.7     skrll 	}
    362   1.7     skrll 
    363  1.14     skrll 	DPRINTF("HW version: 0x%04x\n", UREAD1(sc, MUSB2_REG_HWVERS), 0, 0, 0);
    364   1.1    bouyer 
    365   1.1    bouyer 	/* initialise endpoint profiles */
    366   1.1    bouyer 	sc->sc_in_ep[0].ep_fifo_size = 64;
    367   1.1    bouyer 	sc->sc_out_ep[0].ep_fifo_size = 0; /* not used */
    368   1.1    bouyer 	sc->sc_out_ep[0].ep_number = sc->sc_in_ep[0].ep_number = 0;
    369   1.1    bouyer 	SIMPLEQ_INIT(&sc->sc_in_ep[0].ep_pipes);
    370   1.1    bouyer 	offset = 64;
    371   1.1    bouyer 
    372   1.1    bouyer 	for (i = 1; i <= sc->sc_ep_max; i++) {
    373   1.1    bouyer 		int fiforx_size, fifotx_size, fifo_size;
    374   1.1    bouyer 
    375   1.7     skrll 		/* select endpoint */
    376   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_EPINDEX, i);
    377   1.1    bouyer 
    378  1.11  jmcneill 		if (sc->sc_ep_fifosize) {
    379  1.11  jmcneill 			fiforx_size = fifotx_size = sc->sc_ep_fifosize;
    380  1.11  jmcneill 		} else {
    381  1.11  jmcneill 			val = UREAD1(sc, MUSB2_REG_FSIZE);
    382  1.11  jmcneill 			fiforx_size = (val & MUSB2_MASK_RX_FSIZE) >> 4;
    383  1.11  jmcneill 			fifotx_size = (val & MUSB2_MASK_TX_FSIZE);
    384  1.11  jmcneill 		}
    385   1.1    bouyer 
    386  1.14     skrll 		DPRINTF("Endpoint %u FIFO size: IN=%u, OUT=%u, DYN=%d",
    387  1.14     skrll 		    i, fifotx_size, fiforx_size, dynfifo);
    388   1.1    bouyer 
    389   1.1    bouyer 		if (dynfifo) {
    390  1.12  jmcneill 			if (sc->sc_ep_fifosize) {
    391  1.12  jmcneill 				fifo_size = ffs(sc->sc_ep_fifosize) - 1;
    392   1.1    bouyer 			} else {
    393  1.12  jmcneill 				if (i < 3) {
    394  1.12  jmcneill 					fifo_size = 12;       /* 4K */
    395  1.12  jmcneill 				} else if (i < 10) {
    396  1.12  jmcneill 					fifo_size = 10;       /* 1K */
    397  1.12  jmcneill 				} else {
    398  1.12  jmcneill 					fifo_size = 7;        /* 128 bytes */
    399  1.12  jmcneill 				}
    400   1.7     skrll 			}
    401   1.1    bouyer 			if (fiforx_size && (i <= nrx)) {
    402   1.1    bouyer 				fiforx_size = fifo_size;
    403   1.1    bouyer 				if (fifo_size > 7) {
    404   1.3    bouyer #if 0
    405   1.7     skrll 					UWRITE1(sc, MUSB2_REG_RXFIFOSZ,
    406   1.1    bouyer 					    MUSB2_VAL_FIFOSZ(fifo_size) |
    407   1.1    bouyer 					    MUSB2_MASK_FIFODB);
    408   1.3    bouyer #else
    409   1.7     skrll 					UWRITE1(sc, MUSB2_REG_RXFIFOSZ,
    410   1.3    bouyer 					    MUSB2_VAL_FIFOSZ(fifo_size));
    411   1.3    bouyer #endif
    412   1.1    bouyer 				} else {
    413   1.7     skrll 					UWRITE1(sc, MUSB2_REG_RXFIFOSZ,
    414   1.3    bouyer 					    MUSB2_VAL_FIFOSZ(fifo_size));
    415   1.1    bouyer 				}
    416   1.7     skrll 				UWRITE2(sc, MUSB2_REG_RXFIFOADD,
    417   1.1    bouyer 				    offset >> 3);
    418   1.1    bouyer 				offset += (1 << fiforx_size);
    419   1.1    bouyer 			}
    420   1.1    bouyer 			if (fifotx_size && (i <= ntx)) {
    421   1.1    bouyer 				fifotx_size = fifo_size;
    422   1.1    bouyer 				if (fifo_size > 7) {
    423   1.3    bouyer #if 0
    424   1.7     skrll 					UWRITE1(sc, MUSB2_REG_TXFIFOSZ,
    425   1.7     skrll 					    MUSB2_VAL_FIFOSZ(fifo_size) |
    426   1.1    bouyer 					    MUSB2_MASK_FIFODB);
    427   1.3    bouyer #else
    428   1.7     skrll 					UWRITE1(sc, MUSB2_REG_TXFIFOSZ,
    429   1.7     skrll 					    MUSB2_VAL_FIFOSZ(fifo_size));
    430   1.3    bouyer #endif
    431   1.1    bouyer 				} else {
    432   1.7     skrll 					UWRITE1(sc, MUSB2_REG_TXFIFOSZ,
    433   1.7     skrll 					    MUSB2_VAL_FIFOSZ(fifo_size));
    434   1.7     skrll 				}
    435   1.7     skrll 
    436   1.7     skrll 				UWRITE2(sc, MUSB2_REG_TXFIFOADD,
    437   1.1    bouyer 				    offset >> 3);
    438   1.7     skrll 
    439   1.1    bouyer 				offset += (1 << fifotx_size);
    440   1.1    bouyer 			}
    441   1.1    bouyer 		}
    442   1.1    bouyer 		if (fiforx_size && (i <= nrx)) {
    443   1.1    bouyer 			sc->sc_in_ep[i].ep_fifo_size = (1 << fiforx_size);
    444   1.1    bouyer 			SIMPLEQ_INIT(&sc->sc_in_ep[i].ep_pipes);
    445   1.1    bouyer 		}
    446   1.1    bouyer 		if (fifotx_size && (i <= ntx)) {
    447   1.1    bouyer 			sc->sc_out_ep[i].ep_fifo_size = (1 << fifotx_size);
    448   1.1    bouyer 			SIMPLEQ_INIT(&sc->sc_out_ep[i].ep_pipes);
    449   1.1    bouyer 		}
    450   1.1    bouyer 		sc->sc_out_ep[i].ep_number = sc->sc_in_ep[i].ep_number = i;
    451   1.1    bouyer 	}
    452   1.1    bouyer 
    453   1.7     skrll 
    454  1.14     skrll 	DPRINTF("Dynamic FIFO size = %d bytes", offset, 0, 0, 0);
    455   1.1    bouyer 
    456   1.1    bouyer 	/* turn on default interrupts */
    457   1.1    bouyer 
    458   1.1    bouyer 	if (sc->sc_mode == MOTG_MODE_HOST) {
    459   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_INTUSBE, 0xff);
    460   1.1    bouyer 		UWRITE2(sc, MUSB2_REG_INTTXE, 0xffff);
    461   1.1    bouyer 		UWRITE2(sc, MUSB2_REG_INTRXE, 0xffff);
    462   1.1    bouyer 	} else
    463   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_INTUSBE, MUSB2_MASK_IRESET);
    464   1.1    bouyer 
    465   1.1    bouyer 	sc->sc_xferpool = pool_cache_init(sizeof(struct motg_xfer), 0, 0, 0,
    466   1.1    bouyer 	    "motgxfer", NULL, IPL_USB, NULL, NULL, NULL);
    467   1.1    bouyer 
    468   1.1    bouyer 	mutex_init(&sc->sc_lock, MUTEX_DEFAULT, IPL_SOFTUSB);
    469  1.13     skrll 	mutex_init(&sc->sc_intr_lock, MUTEX_DEFAULT, IPL_USB);
    470   1.1    bouyer 
    471   1.1    bouyer 	/* Set up the bus struct. */
    472  1.14     skrll 	sc->sc_bus.ub_methods = &motg_bus_methods;
    473  1.14     skrll 	sc->sc_bus.ub_pipesize= sizeof(struct motg_pipe);
    474  1.14     skrll 	sc->sc_bus.ub_revision = USBREV_2_0;
    475  1.14     skrll 	sc->sc_bus.ub_usedma = false;
    476  1.14     skrll 	sc->sc_bus.ub_hcpriv = sc;
    477   1.1    bouyer 	snprintf(sc->sc_vendor, sizeof(sc->sc_vendor),
    478   1.1    bouyer 	    "Mentor Graphics");
    479   1.1    bouyer 	sc->sc_child = config_found(sc->sc_dev, &sc->sc_bus, usbctlprint);
    480  1.14     skrll 	return 0;
    481   1.1    bouyer }
    482   1.1    bouyer 
    483   1.1    bouyer static int
    484  1.14     skrll motg_select_ep(struct motg_softc *sc, struct usbd_pipe *pipe)
    485   1.1    bouyer {
    486  1.14     skrll 	struct motg_pipe *otgpipe = MOTG_PIPE2MPIPE(pipe);
    487  1.14     skrll 	usb_endpoint_descriptor_t *ed = pipe->up_endpoint->ue_edesc;
    488   1.1    bouyer 	struct motg_hw_ep *ep;
    489   1.1    bouyer 	int i, size;
    490   1.1    bouyer 
    491  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
    492  1.14     skrll 
    493   1.1    bouyer 	ep = (UE_GET_DIR(ed->bEndpointAddress) == UE_DIR_IN) ?
    494   1.1    bouyer 	    sc->sc_in_ep : sc->sc_out_ep;
    495  1.14     skrll 	size = UE_GET_SIZE(UGETW(pipe->up_endpoint->ue_edesc->wMaxPacketSize));
    496   1.1    bouyer 
    497   1.1    bouyer 	for (i = sc->sc_ep_max; i >= 1; i--) {
    498  1.14     skrll 		DPRINTF(UE_GET_DIR(ed->bEndpointAddress) == UE_DIR_IN ?
    499  1.14     skrll 		    "in_ep[%d].ep_fifo_size %d size %d ref %d" :
    500  1.14     skrll 		    "out_ep[%d].ep_fifo_size %d size %d ref %d", i,
    501  1.14     skrll 		    ep[i].ep_fifo_size, size, ep[i].refcount);
    502   1.1    bouyer 		if (ep[i].ep_fifo_size >= size) {
    503   1.1    bouyer 			/* found a suitable endpoint */
    504   1.1    bouyer 			otgpipe->hw_ep = &ep[i];
    505   1.1    bouyer 			mutex_enter(&sc->sc_lock);
    506   1.1    bouyer 			if (otgpipe->hw_ep->refcount > 0) {
    507   1.1    bouyer 				/* no luck, try next */
    508   1.1    bouyer 				mutex_exit(&sc->sc_lock);
    509   1.1    bouyer 				otgpipe->hw_ep = NULL;
    510   1.1    bouyer 			} else {
    511   1.1    bouyer 				otgpipe->hw_ep->refcount++;
    512   1.1    bouyer 				SIMPLEQ_INSERT_TAIL(&otgpipe->hw_ep->ep_pipes,
    513   1.1    bouyer 				    otgpipe, ep_pipe_list);
    514   1.1    bouyer 				mutex_exit(&sc->sc_lock);
    515   1.1    bouyer 				return 0;
    516   1.1    bouyer 			}
    517   1.1    bouyer 		}
    518   1.1    bouyer 	}
    519   1.1    bouyer 	return -1;
    520   1.1    bouyer }
    521   1.1    bouyer 
    522   1.1    bouyer /* Open a new pipe. */
    523   1.1    bouyer usbd_status
    524  1.14     skrll motg_open(struct usbd_pipe *pipe)
    525   1.1    bouyer {
    526  1.14     skrll 	struct motg_softc *sc = MOTG_PIPE2SC(pipe);
    527  1.14     skrll 	struct motg_pipe *otgpipe = MOTG_PIPE2MPIPE(pipe);
    528  1.14     skrll 	usb_endpoint_descriptor_t *ed = pipe->up_endpoint->ue_edesc;
    529  1.14     skrll 	uint8_t rhaddr = pipe->up_dev->ud_bus->ub_rhaddr;
    530  1.14     skrll 
    531  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
    532  1.14     skrll 
    533  1.14     skrll 	DPRINTF("pipe=%p, addr=%d, endpt=%d (%d)", pipe,
    534  1.14     skrll 	    pipe->up_dev->ud_addr, ed->bEndpointAddress, rhaddr);
    535   1.1    bouyer 
    536   1.1    bouyer 	if (sc->sc_dying)
    537   1.1    bouyer 		return USBD_IOERROR;
    538   1.1    bouyer 
    539   1.1    bouyer 	/* toggle state needed for bulk endpoints */
    540  1.14     skrll 	otgpipe->nexttoggle = pipe->up_endpoint->ue_toggle;
    541   1.1    bouyer 
    542  1.14     skrll 	if (pipe->up_dev->ud_addr == rhaddr) {
    543   1.1    bouyer 		switch (ed->bEndpointAddress) {
    544   1.1    bouyer 		case USB_CONTROL_ENDPOINT:
    545  1.14     skrll 			pipe->up_methods = &roothub_ctrl_methods;
    546   1.1    bouyer 			break;
    547  1.14     skrll 		case UE_DIR_IN | USBROOTHUB_INTR_ENDPT:
    548  1.14     skrll 			pipe->up_methods = &motg_root_intr_methods;
    549   1.1    bouyer 			break;
    550   1.1    bouyer 		default:
    551  1.14     skrll 			return USBD_INVAL;
    552   1.1    bouyer 		}
    553   1.1    bouyer 	} else {
    554   1.1    bouyer 		switch (ed->bmAttributes & UE_XFERTYPE) {
    555   1.1    bouyer 		case UE_CONTROL:
    556  1.14     skrll 			pipe->up_methods = &motg_device_ctrl_methods;
    557   1.1    bouyer 			/* always use sc_in_ep[0] for in and out */
    558   1.1    bouyer 			otgpipe->hw_ep = &sc->sc_in_ep[0];
    559   1.1    bouyer 			mutex_enter(&sc->sc_lock);
    560   1.1    bouyer 			otgpipe->hw_ep->refcount++;
    561   1.1    bouyer 			SIMPLEQ_INSERT_TAIL(&otgpipe->hw_ep->ep_pipes,
    562   1.1    bouyer 			    otgpipe, ep_pipe_list);
    563   1.1    bouyer 			mutex_exit(&sc->sc_lock);
    564   1.1    bouyer 			break;
    565   1.1    bouyer 		case UE_BULK:
    566   1.1    bouyer 		case UE_INTERRUPT:
    567   1.7     skrll 			DPRINTFN(MD_BULK,
    568  1.14     skrll 			    "type %d dir %d pipe wMaxPacketSize %d",
    569  1.14     skrll 			    UE_GET_XFERTYPE(ed->bmAttributes),
    570  1.14     skrll 			    UE_GET_DIR(pipe->up_endpoint->ue_edesc->bEndpointAddress),
    571  1.14     skrll 			    UGETW(pipe->up_endpoint->ue_edesc->wMaxPacketSize), 0);
    572   1.1    bouyer 			if (motg_select_ep(sc, pipe) != 0)
    573   1.1    bouyer 				goto bad;
    574   1.1    bouyer 			KASSERT(otgpipe->hw_ep != NULL);
    575  1.14     skrll 			pipe->up_methods = &motg_device_data_methods;
    576  1.14     skrll 			otgpipe->nexttoggle = pipe->up_endpoint->ue_toggle;
    577   1.1    bouyer 			break;
    578   1.1    bouyer 		default:
    579   1.1    bouyer 			goto bad;
    580   1.1    bouyer #ifdef notyet
    581   1.1    bouyer 		case UE_ISOCHRONOUS:
    582   1.1    bouyer 			...
    583   1.1    bouyer 			break;
    584   1.1    bouyer #endif /* notyet */
    585   1.1    bouyer 		}
    586   1.1    bouyer 	}
    587  1.14     skrll 	return USBD_NORMAL_COMPLETION;
    588   1.1    bouyer 
    589   1.1    bouyer  bad:
    590  1.14     skrll 	return USBD_NOMEM;
    591   1.1    bouyer }
    592   1.1    bouyer 
    593   1.1    bouyer void
    594   1.1    bouyer motg_softintr(void *v)
    595   1.1    bouyer {
    596   1.1    bouyer 	struct usbd_bus *bus = v;
    597  1.14     skrll 	struct motg_softc *sc = MOTG_BUS2SC(bus);
    598   1.1    bouyer 	uint16_t rx_status, tx_status;
    599   1.1    bouyer 	uint8_t ctrl_status;
    600   1.1    bouyer 	uint32_t val;
    601   1.1    bouyer 	int i;
    602   1.1    bouyer 
    603  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
    604   1.1    bouyer 
    605  1.14     skrll 	KASSERT(sc->sc_bus.ub_usepolling || mutex_owned(&sc->sc_lock));
    606  1.14     skrll 
    607  1.14     skrll 	DPRINTFN(MD_ROOT | MD_CTRL, "sc %p", sc, 0 ,0 ,0);
    608   1.1    bouyer 
    609   1.1    bouyer 	mutex_spin_enter(&sc->sc_intr_lock);
    610   1.1    bouyer 	rx_status = sc->sc_intr_rx_ep;
    611   1.1    bouyer 	sc->sc_intr_rx_ep = 0;
    612   1.1    bouyer 	tx_status = sc->sc_intr_tx_ep;
    613   1.1    bouyer 	sc->sc_intr_tx_ep = 0;
    614   1.1    bouyer 	ctrl_status = sc->sc_intr_ctrl;
    615   1.1    bouyer 	sc->sc_intr_ctrl = 0;
    616   1.1    bouyer 	mutex_spin_exit(&sc->sc_intr_lock);
    617   1.1    bouyer 
    618   1.1    bouyer 	ctrl_status |= UREAD1(sc, MUSB2_REG_INTUSB);
    619   1.1    bouyer 
    620   1.1    bouyer 	if (ctrl_status & (MUSB2_MASK_IRESET |
    621   1.1    bouyer 	    MUSB2_MASK_IRESUME | MUSB2_MASK_ISUSP |
    622   1.1    bouyer 	    MUSB2_MASK_ICONN | MUSB2_MASK_IDISC)) {
    623  1.14     skrll 		DPRINTFN(MD_ROOT | MD_CTRL, "bus 0x%x", ctrl_status, 0, 0, 0);
    624   1.1    bouyer 
    625   1.1    bouyer 		if (ctrl_status & MUSB2_MASK_IRESET) {
    626   1.1    bouyer 			sc->sc_isreset = 1;
    627   1.1    bouyer 			sc->sc_port_suspended = 0;
    628   1.1    bouyer 			sc->sc_port_suspended_change = 1;
    629   1.1    bouyer 			sc->sc_connected_changed = 1;
    630   1.1    bouyer 			sc->sc_port_enabled = 1;
    631   1.1    bouyer 
    632   1.1    bouyer 			val = UREAD1(sc, MUSB2_REG_POWER);
    633   1.1    bouyer 			if (val & MUSB2_MASK_HSMODE)
    634   1.1    bouyer 				sc->sc_high_speed = 1;
    635   1.1    bouyer 			else
    636   1.1    bouyer 				sc->sc_high_speed = 0;
    637  1.14     skrll 			DPRINTFN(MD_ROOT | MD_CTRL, "speed %d", sc->sc_high_speed,
    638  1.14     skrll 			    0, 0, 0);
    639   1.1    bouyer 
    640   1.1    bouyer 			/* turn off interrupts */
    641   1.1    bouyer 			val = MUSB2_MASK_IRESET;
    642   1.1    bouyer 			val &= ~MUSB2_MASK_IRESUME;
    643   1.1    bouyer 			val |= MUSB2_MASK_ISUSP;
    644   1.1    bouyer 			UWRITE1(sc, MUSB2_REG_INTUSBE, val);
    645   1.1    bouyer 			UWRITE2(sc, MUSB2_REG_INTTXE, 0);
    646   1.1    bouyer 			UWRITE2(sc, MUSB2_REG_INTRXE, 0);
    647   1.1    bouyer 		}
    648   1.1    bouyer 		if (ctrl_status & MUSB2_MASK_IRESUME) {
    649   1.1    bouyer 			if (sc->sc_port_suspended) {
    650   1.1    bouyer 				sc->sc_port_suspended = 0;
    651   1.1    bouyer 				sc->sc_port_suspended_change = 1;
    652   1.1    bouyer 				val = UREAD1(sc, MUSB2_REG_INTUSBE);
    653   1.1    bouyer 				/* disable resume interrupt */
    654   1.1    bouyer 				val &= ~MUSB2_MASK_IRESUME;
    655   1.1    bouyer 				/* enable suspend interrupt */
    656   1.1    bouyer 				val |= MUSB2_MASK_ISUSP;
    657   1.1    bouyer 				UWRITE1(sc, MUSB2_REG_INTUSBE, val);
    658   1.1    bouyer 			}
    659   1.1    bouyer 		} else if (ctrl_status & MUSB2_MASK_ISUSP) {
    660   1.1    bouyer 			if (!sc->sc_port_suspended) {
    661   1.1    bouyer 				sc->sc_port_suspended = 1;
    662   1.1    bouyer 				sc->sc_port_suspended_change = 1;
    663   1.1    bouyer 
    664   1.1    bouyer 				val = UREAD1(sc, MUSB2_REG_INTUSBE);
    665   1.1    bouyer 				/* disable suspend interrupt */
    666   1.1    bouyer 				val &= ~MUSB2_MASK_ISUSP;
    667   1.1    bouyer 				/* enable resume interrupt */
    668   1.1    bouyer 				val |= MUSB2_MASK_IRESUME;
    669   1.1    bouyer 				UWRITE1(sc, MUSB2_REG_INTUSBE, val);
    670   1.1    bouyer 			}
    671   1.1    bouyer 		}
    672   1.1    bouyer 		if (ctrl_status & MUSB2_MASK_ICONN) {
    673   1.1    bouyer 			sc->sc_connected = 1;
    674   1.1    bouyer 			sc->sc_connected_changed = 1;
    675   1.1    bouyer 			sc->sc_isreset = 1;
    676   1.1    bouyer 			sc->sc_port_enabled = 1;
    677   1.1    bouyer 		} else if (ctrl_status & MUSB2_MASK_IDISC) {
    678   1.1    bouyer 			sc->sc_connected = 0;
    679   1.1    bouyer 			sc->sc_connected_changed = 1;
    680   1.1    bouyer 			sc->sc_isreset = 0;
    681   1.1    bouyer 			sc->sc_port_enabled = 0;
    682   1.1    bouyer 		}
    683   1.1    bouyer 
    684   1.1    bouyer 		/* complete root HUB interrupt endpoint */
    685   1.1    bouyer 
    686   1.1    bouyer 		motg_hub_change(sc);
    687   1.1    bouyer 	}
    688   1.1    bouyer 	/*
    689   1.1    bouyer 	 * read in interrupt status and mix with the status we
    690   1.1    bouyer 	 * got from the wrapper
    691   1.1    bouyer 	 */
    692   1.1    bouyer 	rx_status |= UREAD2(sc, MUSB2_REG_INTRX);
    693   1.1    bouyer 	tx_status |= UREAD2(sc, MUSB2_REG_INTTX);
    694   1.1    bouyer 
    695  1.14     skrll 	KASSERTMSG((rx_status & 0x01) == 0, "ctrl_rx %08x", rx_status);
    696   1.1    bouyer 	if (tx_status & 0x01)
    697   1.1    bouyer 		motg_device_ctrl_intr_tx(sc);
    698   1.1    bouyer 	for (i = 1; i <= sc->sc_ep_max; i++) {
    699   1.1    bouyer 		if (rx_status & (0x01 << i))
    700   1.1    bouyer 			motg_device_intr_rx(sc, i);
    701   1.1    bouyer 		if (tx_status & (0x01 << i))
    702   1.1    bouyer 			motg_device_intr_tx(sc, i);
    703   1.1    bouyer 	}
    704   1.1    bouyer 	return;
    705   1.1    bouyer }
    706   1.1    bouyer 
    707   1.1    bouyer void
    708   1.1    bouyer motg_poll(struct usbd_bus *bus)
    709   1.1    bouyer {
    710  1.14     skrll 	struct motg_softc *sc = MOTG_BUS2SC(bus);
    711   1.1    bouyer 
    712   1.1    bouyer 	sc->sc_intr_poll(sc->sc_intr_poll_arg);
    713   1.1    bouyer 	mutex_enter(&sc->sc_lock);
    714   1.1    bouyer 	motg_softintr(bus);
    715   1.1    bouyer 	mutex_exit(&sc->sc_lock);
    716   1.1    bouyer }
    717   1.1    bouyer 
    718   1.1    bouyer int
    719   1.1    bouyer motg_intr(struct motg_softc *sc, uint16_t rx_ep, uint16_t tx_ep,
    720   1.2    bouyer     uint8_t ctrl)
    721   1.1    bouyer {
    722   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_intr_lock));
    723   1.1    bouyer 	sc->sc_intr_tx_ep = tx_ep;
    724   1.1    bouyer 	sc->sc_intr_rx_ep = rx_ep;
    725   1.1    bouyer 	sc->sc_intr_ctrl = ctrl;
    726   1.1    bouyer 
    727  1.14     skrll 	if (!sc->sc_bus.ub_usepolling) {
    728   1.1    bouyer 		usb_schedsoftintr(&sc->sc_bus);
    729   1.1    bouyer 	}
    730   1.1    bouyer 	return 1;
    731   1.1    bouyer }
    732   1.1    bouyer 
    733   1.2    bouyer int
    734   1.2    bouyer motg_intr_vbus(struct motg_softc *sc, int vbus)
    735   1.2    bouyer {
    736   1.2    bouyer 	uint8_t val;
    737  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
    738  1.14     skrll 
    739   1.2    bouyer 	if (sc->sc_mode == MOTG_MODE_HOST && vbus == 0) {
    740  1.14     skrll 		DPRINTF("vbus down, try to re-enable", 0, 0, 0, 0);
    741   1.2    bouyer 		/* try to re-enter session for Host mode */
    742   1.2    bouyer 		val = UREAD1(sc, MUSB2_REG_DEVCTL);
    743   1.2    bouyer 		val |= MUSB2_MASK_SESS;
    744   1.2    bouyer 		UWRITE1(sc, MUSB2_REG_DEVCTL, val);
    745   1.2    bouyer 	}
    746   1.2    bouyer 	return 1;
    747   1.2    bouyer }
    748   1.2    bouyer 
    749  1.14     skrll struct usbd_xfer *
    750  1.14     skrll motg_allocx(struct usbd_bus *bus, unsigned int nframes)
    751   1.1    bouyer {
    752  1.14     skrll 	struct motg_softc *sc = MOTG_BUS2SC(bus);
    753  1.14     skrll 	struct usbd_xfer *xfer;
    754   1.1    bouyer 
    755   1.1    bouyer 	xfer = pool_cache_get(sc->sc_xferpool, PR_NOWAIT);
    756   1.1    bouyer 	if (xfer != NULL) {
    757   1.1    bouyer 		memset(xfer, 0, sizeof(struct motg_xfer));
    758   1.1    bouyer #ifdef DIAGNOSTIC
    759  1.14     skrll 		xfer->ux_state = XFER_BUSY;
    760   1.1    bouyer #endif
    761   1.1    bouyer 	}
    762  1.14     skrll 	return xfer;
    763   1.1    bouyer }
    764   1.1    bouyer 
    765   1.1    bouyer void
    766  1.14     skrll motg_freex(struct usbd_bus *bus, struct usbd_xfer *xfer)
    767   1.1    bouyer {
    768  1.14     skrll 	struct motg_softc *sc = MOTG_BUS2SC(bus);
    769   1.1    bouyer 
    770   1.1    bouyer #ifdef DIAGNOSTIC
    771  1.14     skrll 	if (xfer->ux_state != XFER_BUSY) {
    772   1.1    bouyer 		printf("motg_freex: xfer=%p not busy, 0x%08x\n", xfer,
    773  1.14     skrll 		       xfer->ux_state);
    774   1.1    bouyer 	}
    775  1.14     skrll 	xfer->ux_state = XFER_FREE;
    776   1.1    bouyer #endif
    777   1.1    bouyer 	pool_cache_put(sc->sc_xferpool, xfer);
    778   1.1    bouyer }
    779   1.1    bouyer 
    780   1.1    bouyer static void
    781   1.1    bouyer motg_get_lock(struct usbd_bus *bus, kmutex_t **lock)
    782   1.1    bouyer {
    783  1.14     skrll 	struct motg_softc *sc = MOTG_BUS2SC(bus);
    784   1.1    bouyer 
    785   1.1    bouyer 	*lock = &sc->sc_lock;
    786   1.1    bouyer }
    787   1.1    bouyer 
    788   1.1    bouyer /*
    789  1.14     skrll  * Routines to emulate the root hub.
    790   1.1    bouyer  */
    791  1.14     skrll Static int
    792  1.14     skrll motg_roothub_ctrl(struct usbd_bus *bus, usb_device_request_t *req,
    793  1.14     skrll     void *buf, int buflen)
    794  1.14     skrll {
    795  1.14     skrll 	struct motg_softc *sc = MOTG_BUS2SC(bus);
    796  1.14     skrll 	int status, change, totlen = 0;
    797  1.14     skrll 	uint16_t len, value, index;
    798   1.1    bouyer 	usb_port_status_t ps;
    799   1.1    bouyer 	usbd_status err;
    800   1.1    bouyer 	uint32_t val;
    801   1.1    bouyer 
    802  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
    803  1.14     skrll 
    804   1.1    bouyer 	if (sc->sc_dying)
    805  1.14     skrll 		return -1;
    806   1.1    bouyer 
    807  1.14     skrll 	DPRINTFN(MD_ROOT, "type=0x%02x request=%02x", req->bmRequestType,
    808  1.14     skrll 	    req->bRequest, 0, 0);
    809   1.1    bouyer 
    810   1.1    bouyer 	len = UGETW(req->wLength);
    811   1.1    bouyer 	value = UGETW(req->wValue);
    812   1.1    bouyer 	index = UGETW(req->wIndex);
    813   1.1    bouyer 
    814   1.1    bouyer #define C(x,y) ((x) | ((y) << 8))
    815  1.14     skrll 	switch (C(req->bRequest, req->bmRequestType)) {
    816  1.14     skrll 	case C(UR_GET_DESCRIPTOR, UT_READ_DEVICE):
    817  1.14     skrll 		DPRINTFN(MD_ROOT, "wValue=0x%04x", value, 0, 0, 0);
    818  1.14     skrll 		switch (value) {
    819  1.14     skrll 		case C(0, UDESC_DEVICE): {
    820  1.14     skrll 			usb_device_descriptor_t devd;
    821  1.14     skrll 
    822  1.14     skrll 			totlen = min(buflen, sizeof(devd));
    823  1.14     skrll 			memcpy(&devd, buf, totlen);
    824  1.14     skrll 			USETW(devd.idVendor, sc->sc_id_vendor);
    825  1.14     skrll 			memcpy(buf, &devd, totlen);
    826  1.14     skrll 			break;
    827   1.1    bouyer 		}
    828  1.14     skrll 		case C(1, UDESC_STRING):
    829  1.14     skrll #define sd ((usb_string_descriptor_t *)buf)
    830  1.14     skrll 			/* Vendor */
    831  1.14     skrll 			totlen = usb_makestrdesc(sd, len, sc->sc_vendor);
    832   1.1    bouyer 			break;
    833  1.14     skrll 		case C(2, UDESC_STRING):
    834  1.14     skrll 			/* Product */
    835  1.14     skrll 			totlen = usb_makestrdesc(sd, len, "MOTG root hub");
    836   1.1    bouyer 			break;
    837   1.1    bouyer #undef sd
    838   1.1    bouyer 		default:
    839  1.14     skrll 			/* default from usbroothub */
    840  1.14     skrll 			return buflen;
    841   1.1    bouyer 		}
    842   1.1    bouyer 		break;
    843   1.1    bouyer 	/* Hub requests */
    844   1.1    bouyer 	case C(UR_CLEAR_FEATURE, UT_WRITE_CLASS_DEVICE):
    845   1.1    bouyer 		break;
    846   1.1    bouyer 	case C(UR_CLEAR_FEATURE, UT_WRITE_CLASS_OTHER):
    847   1.1    bouyer 		DPRINTFN(MD_ROOT,
    848  1.14     skrll 		    "UR_CLEAR_PORT_FEATURE port=%d feature=%d", index, value,
    849  1.14     skrll 		    0, 0);
    850   1.1    bouyer 		if (index != 1) {
    851  1.14     skrll 			return -1;
    852   1.1    bouyer 		}
    853  1.14     skrll 		switch (value) {
    854   1.1    bouyer 		case UHF_PORT_ENABLE:
    855   1.1    bouyer 			sc->sc_port_enabled = 0;
    856   1.1    bouyer 			break;
    857   1.1    bouyer 		case UHF_PORT_SUSPEND:
    858   1.1    bouyer 			if (sc->sc_port_suspended != 0) {
    859   1.1    bouyer 				val = UREAD1(sc, MUSB2_REG_POWER);
    860   1.1    bouyer 				val &= ~MUSB2_MASK_SUSPMODE;
    861   1.1    bouyer 				val |= MUSB2_MASK_RESUME;
    862   1.1    bouyer 				UWRITE1(sc, MUSB2_REG_POWER, val);
    863   1.1    bouyer 				/* wait 20 milliseconds */
    864   1.1    bouyer 				usb_delay_ms(&sc->sc_bus, 20);
    865   1.1    bouyer 				val = UREAD1(sc, MUSB2_REG_POWER);
    866   1.1    bouyer 				val &= ~MUSB2_MASK_RESUME;
    867   1.1    bouyer 				UWRITE1(sc, MUSB2_REG_POWER, val);
    868   1.1    bouyer 				sc->sc_port_suspended = 0;
    869   1.1    bouyer 				sc->sc_port_suspended_change = 1;
    870   1.1    bouyer 			}
    871   1.1    bouyer 			break;
    872   1.1    bouyer 		case UHF_PORT_RESET:
    873   1.1    bouyer 			break;
    874   1.1    bouyer 		case UHF_C_PORT_CONNECTION:
    875   1.1    bouyer 			break;
    876   1.1    bouyer 		case UHF_C_PORT_ENABLE:
    877   1.1    bouyer 			break;
    878   1.1    bouyer 		case UHF_C_PORT_OVER_CURRENT:
    879   1.1    bouyer 			break;
    880   1.1    bouyer 		case UHF_C_PORT_RESET:
    881   1.1    bouyer 			sc->sc_isreset = 0;
    882  1.14     skrll 			break;
    883   1.1    bouyer 		case UHF_PORT_POWER:
    884   1.1    bouyer 			/* XXX todo */
    885   1.1    bouyer 			break;
    886   1.1    bouyer 		case UHF_PORT_CONNECTION:
    887   1.1    bouyer 		case UHF_PORT_OVER_CURRENT:
    888   1.1    bouyer 		case UHF_PORT_LOW_SPEED:
    889   1.1    bouyer 		case UHF_C_PORT_SUSPEND:
    890   1.1    bouyer 		default:
    891  1.14     skrll 			return -1;
    892   1.1    bouyer 		}
    893   1.1    bouyer 		break;
    894   1.1    bouyer 	case C(UR_GET_BUS_STATE, UT_READ_CLASS_OTHER):
    895  1.14     skrll 		return -1;
    896   1.1    bouyer 	case C(UR_GET_DESCRIPTOR, UT_READ_CLASS_DEVICE):
    897   1.1    bouyer 		if (len == 0)
    898   1.1    bouyer 			break;
    899   1.1    bouyer 		if ((value & 0xff) != 0) {
    900  1.14     skrll 			return -1;
    901   1.1    bouyer 		}
    902  1.14     skrll 		totlen = buflen;
    903   1.1    bouyer 		break;
    904   1.1    bouyer 	case C(UR_GET_STATUS, UT_READ_CLASS_DEVICE):
    905   1.1    bouyer 		if (len != 4) {
    906  1.14     skrll 			return -1;
    907   1.1    bouyer 		}
    908   1.1    bouyer 		memset(buf, 0, len);
    909   1.1    bouyer 		totlen = len;
    910   1.1    bouyer 		break;
    911   1.1    bouyer 	case C(UR_GET_STATUS, UT_READ_CLASS_OTHER):
    912   1.1    bouyer 		if (index != 1) {
    913  1.14     skrll 			return -1;
    914   1.1    bouyer 		}
    915   1.1    bouyer 		if (len != 4) {
    916  1.14     skrll 			return -1;
    917   1.1    bouyer 		}
    918   1.1    bouyer 		status = change = 0;
    919   1.1    bouyer 		if (sc->sc_connected)
    920   1.1    bouyer 			status |= UPS_CURRENT_CONNECT_STATUS;
    921   1.1    bouyer 		if (sc->sc_connected_changed) {
    922   1.1    bouyer 			change |= UPS_C_CONNECT_STATUS;
    923   1.1    bouyer 			sc->sc_connected_changed = 0;
    924   1.1    bouyer 		}
    925   1.1    bouyer 		if (sc->sc_port_enabled)
    926   1.1    bouyer 			status |= UPS_PORT_ENABLED;
    927   1.1    bouyer 		if (sc->sc_port_enabled_changed) {
    928   1.1    bouyer 			change |= UPS_C_PORT_ENABLED;
    929   1.1    bouyer 			sc->sc_port_enabled_changed = 0;
    930   1.1    bouyer 		}
    931   1.1    bouyer 		if (sc->sc_port_suspended)
    932   1.1    bouyer 			status |= UPS_SUSPEND;
    933   1.1    bouyer 		if (sc->sc_high_speed)
    934   1.1    bouyer 			status |= UPS_HIGH_SPEED;
    935   1.1    bouyer 		status |= UPS_PORT_POWER; /* XXX */
    936   1.1    bouyer 		if (sc->sc_isreset)
    937   1.1    bouyer 			change |= UPS_C_PORT_RESET;
    938   1.1    bouyer 		USETW(ps.wPortStatus, status);
    939   1.1    bouyer 		USETW(ps.wPortChange, change);
    940  1.14     skrll 		totlen = min(len, sizeof(ps));
    941  1.14     skrll 		memcpy(buf, &ps, totlen);
    942   1.1    bouyer 		break;
    943   1.1    bouyer 	case C(UR_SET_DESCRIPTOR, UT_WRITE_CLASS_DEVICE):
    944  1.14     skrll 		return -1;
    945   1.1    bouyer 	case C(UR_SET_FEATURE, UT_WRITE_CLASS_DEVICE):
    946   1.1    bouyer 		break;
    947   1.1    bouyer 	case C(UR_SET_FEATURE, UT_WRITE_CLASS_OTHER):
    948   1.1    bouyer 		if (index != 1) {
    949  1.14     skrll 			return -1;
    950   1.1    bouyer 		}
    951   1.1    bouyer 		switch(value) {
    952   1.1    bouyer 		case UHF_PORT_ENABLE:
    953   1.1    bouyer 			sc->sc_port_enabled = 1;
    954   1.1    bouyer 			break;
    955   1.1    bouyer 		case UHF_PORT_SUSPEND:
    956   1.1    bouyer 			if (sc->sc_port_suspended == 0) {
    957   1.1    bouyer 				val = UREAD1(sc, MUSB2_REG_POWER);
    958   1.1    bouyer 				val |= MUSB2_MASK_SUSPMODE;
    959   1.1    bouyer 				UWRITE1(sc, MUSB2_REG_POWER, val);
    960   1.1    bouyer 				/* wait 20 milliseconds */
    961   1.1    bouyer 				usb_delay_ms(&sc->sc_bus, 20);
    962   1.1    bouyer 				sc->sc_port_suspended = 1;
    963   1.1    bouyer 				sc->sc_port_suspended_change = 1;
    964   1.1    bouyer 			}
    965   1.1    bouyer 			break;
    966   1.1    bouyer 		case UHF_PORT_RESET:
    967   1.1    bouyer 			err = motg_portreset(sc);
    968  1.14     skrll 			if (err != USBD_NORMAL_COMPLETION)
    969  1.14     skrll 				return -1;
    970  1.14     skrll 			return 0;
    971   1.1    bouyer 		case UHF_PORT_POWER:
    972   1.1    bouyer 			/* XXX todo */
    973  1.14     skrll 			return 0;
    974   1.1    bouyer 		case UHF_C_PORT_CONNECTION:
    975   1.1    bouyer 		case UHF_C_PORT_ENABLE:
    976   1.1    bouyer 		case UHF_C_PORT_OVER_CURRENT:
    977   1.1    bouyer 		case UHF_PORT_CONNECTION:
    978   1.1    bouyer 		case UHF_PORT_OVER_CURRENT:
    979   1.1    bouyer 		case UHF_PORT_LOW_SPEED:
    980   1.1    bouyer 		case UHF_C_PORT_SUSPEND:
    981   1.1    bouyer 		case UHF_C_PORT_RESET:
    982   1.1    bouyer 		default:
    983  1.14     skrll 			return -1;
    984   1.1    bouyer 		}
    985   1.1    bouyer 		break;
    986   1.1    bouyer 	default:
    987  1.14     skrll 		/* default from usbroothub */
    988  1.14     skrll 		return buflen;
    989   1.1    bouyer 	}
    990   1.1    bouyer 
    991  1.14     skrll 	return totlen;
    992   1.1    bouyer }
    993   1.1    bouyer 
    994   1.1    bouyer /* Abort a root interrupt request. */
    995   1.1    bouyer void
    996  1.14     skrll motg_root_intr_abort(struct usbd_xfer *xfer)
    997   1.1    bouyer {
    998  1.14     skrll 	struct motg_softc *sc = MOTG_XFER2SC(xfer);
    999   1.1    bouyer 
   1000   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   1001  1.14     skrll 	KASSERT(xfer->ux_pipe->up_intrxfer == xfer);
   1002   1.1    bouyer 
   1003   1.1    bouyer 	sc->sc_intr_xfer = NULL;
   1004   1.1    bouyer 
   1005  1.14     skrll 	xfer->ux_status = USBD_CANCELLED;
   1006   1.1    bouyer 	usb_transfer_complete(xfer);
   1007   1.1    bouyer }
   1008   1.1    bouyer 
   1009   1.1    bouyer usbd_status
   1010  1.14     skrll motg_root_intr_transfer(struct usbd_xfer *xfer)
   1011   1.1    bouyer {
   1012  1.14     skrll 	struct motg_softc *sc = MOTG_XFER2SC(xfer);
   1013   1.1    bouyer 	usbd_status err;
   1014   1.1    bouyer 
   1015   1.1    bouyer 	/* Insert last in queue. */
   1016   1.1    bouyer 	mutex_enter(&sc->sc_lock);
   1017   1.1    bouyer 	err = usb_insert_transfer(xfer);
   1018   1.1    bouyer 	mutex_exit(&sc->sc_lock);
   1019   1.1    bouyer 	if (err)
   1020  1.14     skrll 		return err;
   1021   1.1    bouyer 
   1022   1.1    bouyer 	/*
   1023   1.1    bouyer 	 * Pipe isn't running (otherwise err would be USBD_INPROG),
   1024   1.1    bouyer 	 * start first
   1025   1.1    bouyer 	 */
   1026  1.14     skrll 	return motg_root_intr_start(SIMPLEQ_FIRST(&xfer->ux_pipe->up_queue));
   1027   1.1    bouyer }
   1028   1.1    bouyer 
   1029   1.1    bouyer /* Start a transfer on the root interrupt pipe */
   1030   1.1    bouyer usbd_status
   1031  1.14     skrll motg_root_intr_start(struct usbd_xfer *xfer)
   1032   1.1    bouyer {
   1033  1.14     skrll 	struct usbd_pipe *pipe = xfer->ux_pipe;
   1034  1.14     skrll 	struct motg_softc *sc = MOTG_PIPE2SC(pipe);
   1035  1.14     skrll 
   1036  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1037   1.1    bouyer 
   1038  1.14     skrll 	DPRINTFN(MD_ROOT, "xfer=%p len=%d flags=%d", xfer, xfer->ux_length,
   1039  1.14     skrll 	    xfer->ux_flags, 0);
   1040   1.1    bouyer 
   1041   1.1    bouyer 	if (sc->sc_dying)
   1042  1.14     skrll 		return USBD_IOERROR;
   1043   1.1    bouyer 
   1044   1.1    bouyer 	sc->sc_intr_xfer = xfer;
   1045  1.14     skrll 	return USBD_IN_PROGRESS;
   1046   1.1    bouyer }
   1047   1.1    bouyer 
   1048   1.1    bouyer /* Close the root interrupt pipe. */
   1049   1.1    bouyer void
   1050  1.14     skrll motg_root_intr_close(struct usbd_pipe *pipe)
   1051   1.1    bouyer {
   1052  1.14     skrll 	struct motg_softc *sc = MOTG_PIPE2SC(pipe);
   1053  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1054   1.1    bouyer 
   1055   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   1056   1.1    bouyer 
   1057   1.1    bouyer 	sc->sc_intr_xfer = NULL;
   1058   1.1    bouyer }
   1059   1.1    bouyer 
   1060   1.1    bouyer void
   1061  1.14     skrll motg_root_intr_done(struct usbd_xfer *xfer)
   1062   1.1    bouyer {
   1063   1.1    bouyer }
   1064   1.1    bouyer 
   1065   1.1    bouyer void
   1066  1.14     skrll motg_noop(struct usbd_pipe *pipe)
   1067   1.1    bouyer {
   1068   1.1    bouyer }
   1069   1.1    bouyer 
   1070   1.1    bouyer static usbd_status
   1071   1.1    bouyer motg_portreset(struct motg_softc *sc)
   1072   1.1    bouyer {
   1073   1.1    bouyer 	uint32_t val;
   1074  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1075   1.1    bouyer 
   1076   1.1    bouyer 	val = UREAD1(sc, MUSB2_REG_POWER);
   1077   1.1    bouyer 	val |= MUSB2_MASK_RESET;
   1078   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_POWER, val);
   1079   1.1    bouyer 	/* Wait for 20 msec */
   1080   1.1    bouyer 	usb_delay_ms(&sc->sc_bus, 20);
   1081   1.1    bouyer 
   1082   1.1    bouyer 	val = UREAD1(sc, MUSB2_REG_POWER);
   1083   1.1    bouyer 	val &= ~MUSB2_MASK_RESET;
   1084   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_POWER, val);
   1085   1.1    bouyer 
   1086   1.1    bouyer 	/* determine line speed */
   1087   1.1    bouyer 	val = UREAD1(sc, MUSB2_REG_POWER);
   1088   1.1    bouyer 	if (val & MUSB2_MASK_HSMODE)
   1089   1.1    bouyer 		sc->sc_high_speed = 1;
   1090   1.1    bouyer 	else
   1091   1.1    bouyer 		sc->sc_high_speed = 0;
   1092  1.14     skrll 	DPRINTFN(MD_ROOT | MD_CTRL, "speed %d", sc->sc_high_speed, 0, 0, 0);
   1093   1.1    bouyer 
   1094   1.1    bouyer 	sc->sc_isreset = 1;
   1095   1.1    bouyer 	sc->sc_port_enabled = 1;
   1096  1.14     skrll 	return USBD_NORMAL_COMPLETION;
   1097   1.1    bouyer }
   1098   1.1    bouyer 
   1099   1.1    bouyer /*
   1100   1.1    bouyer  * This routine is executed when an interrupt on the root hub is detected
   1101   1.1    bouyer  */
   1102   1.1    bouyer static void
   1103   1.1    bouyer motg_hub_change(struct motg_softc *sc)
   1104   1.1    bouyer {
   1105  1.14     skrll 	struct usbd_xfer *xfer = sc->sc_intr_xfer;
   1106  1.14     skrll 	struct usbd_pipe *pipe;
   1107   1.1    bouyer 	u_char *p;
   1108   1.1    bouyer 
   1109  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1110   1.1    bouyer 
   1111   1.1    bouyer 	if (xfer == NULL)
   1112   1.1    bouyer 		return; /* the interrupt pipe is not open */
   1113   1.1    bouyer 
   1114  1.14     skrll 	pipe = xfer->ux_pipe;
   1115  1.14     skrll 	if (pipe->up_dev == NULL || pipe->up_dev->ud_bus == NULL)
   1116   1.1    bouyer 		return;	/* device has detached */
   1117   1.1    bouyer 
   1118  1.14     skrll 	p = xfer->ux_buf;
   1119   1.1    bouyer 	p[0] = 1<<1;
   1120  1.14     skrll 	xfer->ux_actlen = 1;
   1121  1.14     skrll 	xfer->ux_status = USBD_NORMAL_COMPLETION;
   1122   1.1    bouyer 	usb_transfer_complete(xfer);
   1123   1.1    bouyer }
   1124   1.1    bouyer 
   1125   1.1    bouyer static uint8_t
   1126  1.14     skrll motg_speed(uint8_t speed)
   1127   1.1    bouyer {
   1128   1.1    bouyer 	switch(speed) {
   1129   1.1    bouyer 	case USB_SPEED_LOW:
   1130   1.1    bouyer 		return MUSB2_MASK_TI_SPEED_LO;
   1131   1.1    bouyer 	case USB_SPEED_FULL:
   1132   1.1    bouyer 		return MUSB2_MASK_TI_SPEED_FS;
   1133   1.1    bouyer 	case USB_SPEED_HIGH:
   1134   1.1    bouyer 		return MUSB2_MASK_TI_SPEED_HS;
   1135   1.1    bouyer 	default:
   1136   1.1    bouyer 		panic("motg: unknown speed %d", speed);
   1137   1.1    bouyer 		/* NOTREACHED */
   1138   1.1    bouyer 	}
   1139   1.1    bouyer }
   1140   1.1    bouyer 
   1141   1.1    bouyer static uint8_t
   1142  1.14     skrll motg_type(uint8_t type)
   1143   1.1    bouyer {
   1144   1.1    bouyer 	switch(type) {
   1145   1.1    bouyer 	case UE_CONTROL:
   1146   1.1    bouyer 		return MUSB2_MASK_TI_PROTO_CTRL;
   1147   1.1    bouyer 	case UE_ISOCHRONOUS:
   1148   1.1    bouyer 		return MUSB2_MASK_TI_PROTO_ISOC;
   1149   1.1    bouyer 	case UE_BULK:
   1150   1.1    bouyer 		return MUSB2_MASK_TI_PROTO_BULK;
   1151   1.1    bouyer 	case UE_INTERRUPT:
   1152   1.1    bouyer 		return MUSB2_MASK_TI_PROTO_INTR;
   1153   1.1    bouyer 	default:
   1154   1.1    bouyer 		panic("motg: unknown type %d", type);
   1155   1.1    bouyer 		/* NOTREACHED */
   1156   1.1    bouyer 	}
   1157   1.1    bouyer }
   1158   1.1    bouyer 
   1159   1.1    bouyer static void
   1160  1.14     skrll motg_setup_endpoint_tx(struct usbd_xfer *xfer)
   1161   1.1    bouyer {
   1162  1.14     skrll 	struct motg_softc *sc = MOTG_XFER2SC(xfer);
   1163  1.14     skrll 	struct motg_pipe *otgpipe = MOTG_PIPE2MPIPE(xfer->ux_pipe);
   1164  1.14     skrll 	struct usbd_device *dev = otgpipe->pipe.up_dev;
   1165   1.1    bouyer 	int epnumber = otgpipe->hw_ep->ep_number;
   1166   1.1    bouyer 
   1167  1.14     skrll 	UWRITE1(sc, MUSB2_REG_TXFADDR(epnumber), dev->ud_addr);
   1168  1.14     skrll 	if (dev->ud_myhsport) {
   1169   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_TXHADDR(epnumber),
   1170  1.14     skrll 		    dev->ud_myhsport->up_parent->ud_addr);
   1171   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_TXHUBPORT(epnumber),
   1172  1.14     skrll 		    dev->ud_myhsport->up_portno);
   1173   1.1    bouyer 	} else {
   1174   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_TXHADDR(epnumber), 0);
   1175   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_TXHUBPORT(epnumber), 0);
   1176   1.1    bouyer 	}
   1177   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_TXTI,
   1178  1.14     skrll 	    motg_speed(dev->ud_speed) |
   1179  1.14     skrll 	    UE_GET_ADDR(xfer->ux_pipe->up_endpoint->ue_edesc->bEndpointAddress) |
   1180  1.14     skrll 	    motg_type(UE_GET_XFERTYPE(xfer->ux_pipe->up_endpoint->ue_edesc->bmAttributes))
   1181   1.1    bouyer 	    );
   1182   1.1    bouyer 	if (epnumber == 0) {
   1183   1.1    bouyer 		if (sc->sc_high_speed) {
   1184   1.1    bouyer 			UWRITE1(sc, MUSB2_REG_TXNAKLIMIT,
   1185   1.1    bouyer 			    NAK_TO_CTRL_HIGH);
   1186   1.1    bouyer 		} else {
   1187   1.1    bouyer 			UWRITE1(sc, MUSB2_REG_TXNAKLIMIT, NAK_TO_CTRL);
   1188   1.1    bouyer 		}
   1189   1.1    bouyer 	} else {
   1190  1.14     skrll 		if ((xfer->ux_pipe->up_endpoint->ue_edesc->bmAttributes & UE_XFERTYPE)
   1191   1.1    bouyer 		    == UE_BULK) {
   1192   1.1    bouyer 			if (sc->sc_high_speed) {
   1193   1.1    bouyer 				UWRITE1(sc, MUSB2_REG_TXNAKLIMIT,
   1194   1.1    bouyer 				    NAK_TO_BULK_HIGH);
   1195   1.1    bouyer 			} else {
   1196   1.1    bouyer 				UWRITE1(sc, MUSB2_REG_TXNAKLIMIT, NAK_TO_BULK);
   1197   1.1    bouyer 			}
   1198   1.1    bouyer 		} else {
   1199   1.1    bouyer 			if (sc->sc_high_speed) {
   1200   1.1    bouyer 				UWRITE1(sc, MUSB2_REG_TXNAKLIMIT, POLL_TO_HIGH);
   1201   1.1    bouyer 			} else {
   1202   1.1    bouyer 				UWRITE1(sc, MUSB2_REG_TXNAKLIMIT, POLL_TO);
   1203   1.1    bouyer 			}
   1204   1.1    bouyer 		}
   1205   1.1    bouyer 	}
   1206   1.1    bouyer }
   1207   1.1    bouyer 
   1208   1.1    bouyer static void
   1209  1.14     skrll motg_setup_endpoint_rx(struct usbd_xfer *xfer)
   1210   1.1    bouyer {
   1211  1.14     skrll 	struct motg_softc *sc = MOTG_XFER2SC(xfer);
   1212  1.14     skrll 	struct usbd_device *dev = xfer->ux_pipe->up_dev;
   1213  1.14     skrll 	struct motg_pipe *otgpipe = MOTG_PIPE2MPIPE(xfer->ux_pipe);
   1214   1.1    bouyer 	int epnumber = otgpipe->hw_ep->ep_number;
   1215   1.1    bouyer 
   1216  1.14     skrll 	UWRITE1(sc, MUSB2_REG_RXFADDR(epnumber), dev->ud_addr);
   1217  1.14     skrll 	if (dev->ud_myhsport) {
   1218   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_RXHADDR(epnumber),
   1219  1.14     skrll 		    dev->ud_myhsport->up_parent->ud_addr);
   1220   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_RXHUBPORT(epnumber),
   1221  1.14     skrll 		    dev->ud_myhsport->up_portno);
   1222   1.1    bouyer 	} else {
   1223   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_RXHADDR(epnumber), 0);
   1224   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_RXHUBPORT(epnumber), 0);
   1225   1.1    bouyer 	}
   1226   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_RXTI,
   1227  1.14     skrll 	    motg_speed(dev->ud_speed) |
   1228  1.14     skrll 	    UE_GET_ADDR(xfer->ux_pipe->up_endpoint->ue_edesc->bEndpointAddress) |
   1229  1.14     skrll 	    motg_type(UE_GET_XFERTYPE(xfer->ux_pipe->up_endpoint->ue_edesc->bmAttributes))
   1230   1.1    bouyer 	    );
   1231   1.1    bouyer 	if (epnumber == 0) {
   1232   1.1    bouyer 		if (sc->sc_high_speed) {
   1233  1.17  jakllsch 			UWRITE1(sc, MUSB2_REG_RXNAKLIMIT,
   1234   1.1    bouyer 			    NAK_TO_CTRL_HIGH);
   1235   1.1    bouyer 		} else {
   1236  1.17  jakllsch 			UWRITE1(sc, MUSB2_REG_RXNAKLIMIT, NAK_TO_CTRL);
   1237   1.1    bouyer 		}
   1238   1.1    bouyer 	} else {
   1239  1.14     skrll 		if ((xfer->ux_pipe->up_endpoint->ue_edesc->bmAttributes & UE_XFERTYPE)
   1240   1.1    bouyer 		    == UE_BULK) {
   1241   1.1    bouyer 			if (sc->sc_high_speed) {
   1242   1.1    bouyer 				UWRITE1(sc, MUSB2_REG_RXNAKLIMIT,
   1243   1.1    bouyer 				    NAK_TO_BULK_HIGH);
   1244   1.1    bouyer 			} else {
   1245   1.1    bouyer 				UWRITE1(sc, MUSB2_REG_RXNAKLIMIT, NAK_TO_BULK);
   1246   1.1    bouyer 			}
   1247   1.1    bouyer 		} else {
   1248   1.1    bouyer 			if (sc->sc_high_speed) {
   1249   1.1    bouyer 				UWRITE1(sc, MUSB2_REG_RXNAKLIMIT, POLL_TO_HIGH);
   1250   1.1    bouyer 			} else {
   1251   1.1    bouyer 				UWRITE1(sc, MUSB2_REG_RXNAKLIMIT, POLL_TO);
   1252   1.1    bouyer 			}
   1253   1.1    bouyer 		}
   1254   1.1    bouyer 	}
   1255   1.1    bouyer }
   1256   1.1    bouyer 
   1257   1.1    bouyer static usbd_status
   1258  1.14     skrll motg_device_ctrl_transfer(struct usbd_xfer *xfer)
   1259   1.1    bouyer {
   1260  1.14     skrll 	struct motg_softc *sc = MOTG_XFER2SC(xfer);
   1261   1.1    bouyer 	usbd_status err;
   1262   1.1    bouyer 
   1263   1.1    bouyer 	/* Insert last in queue. */
   1264   1.1    bouyer 	mutex_enter(&sc->sc_lock);
   1265   1.1    bouyer 	err = usb_insert_transfer(xfer);
   1266  1.14     skrll 	xfer->ux_status = USBD_NOT_STARTED;
   1267   1.1    bouyer 	mutex_exit(&sc->sc_lock);
   1268   1.1    bouyer 	if (err)
   1269  1.14     skrll 		return err;
   1270   1.1    bouyer 
   1271   1.1    bouyer 	/*
   1272   1.1    bouyer 	 * Pipe isn't running (otherwise err would be USBD_INPROG),
   1273   1.1    bouyer 	 * so start it first.
   1274   1.1    bouyer 	 */
   1275  1.14     skrll 	return motg_device_ctrl_start(SIMPLEQ_FIRST(&xfer->ux_pipe->up_queue));
   1276   1.1    bouyer }
   1277   1.1    bouyer 
   1278   1.1    bouyer static usbd_status
   1279  1.14     skrll motg_device_ctrl_start(struct usbd_xfer *xfer)
   1280   1.1    bouyer {
   1281  1.14     skrll 	struct motg_softc *sc = MOTG_XFER2SC(xfer);
   1282   1.1    bouyer 	usbd_status err;
   1283   1.1    bouyer 	mutex_enter(&sc->sc_lock);
   1284   1.1    bouyer 	err = motg_device_ctrl_start1(sc);
   1285   1.1    bouyer 	mutex_exit(&sc->sc_lock);
   1286   1.1    bouyer 	if (err != USBD_IN_PROGRESS)
   1287   1.1    bouyer 		return err;
   1288   1.1    bouyer 	return USBD_IN_PROGRESS;
   1289   1.1    bouyer }
   1290   1.1    bouyer 
   1291   1.1    bouyer static usbd_status
   1292   1.1    bouyer motg_device_ctrl_start1(struct motg_softc *sc)
   1293   1.1    bouyer {
   1294   1.1    bouyer 	struct motg_hw_ep *ep = &sc->sc_in_ep[0];
   1295  1.14     skrll 	struct usbd_xfer *xfer = NULL;
   1296   1.1    bouyer 	struct motg_pipe *otgpipe;
   1297   1.1    bouyer 	usbd_status err = 0;
   1298   1.1    bouyer 
   1299  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1300  1.14     skrll 
   1301   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   1302   1.1    bouyer 	if (sc->sc_dying)
   1303  1.14     skrll 		return USBD_IOERROR;
   1304   1.1    bouyer 
   1305   1.1    bouyer 	if (!sc->sc_connected)
   1306  1.14     skrll 		return USBD_IOERROR;
   1307   1.1    bouyer 
   1308   1.1    bouyer 	if (ep->xfer != NULL) {
   1309   1.1    bouyer 		err = USBD_IN_PROGRESS;
   1310   1.1    bouyer 		goto end;
   1311   1.1    bouyer 	}
   1312   1.1    bouyer 	/* locate the first pipe with work to do */
   1313   1.1    bouyer 	SIMPLEQ_FOREACH(otgpipe, &ep->ep_pipes, ep_pipe_list) {
   1314  1.14     skrll 		xfer = SIMPLEQ_FIRST(&otgpipe->pipe.up_queue);
   1315  1.14     skrll 		DPRINTFN(MD_CTRL, "pipe %p xfer %p status %d",
   1316  1.14     skrll 		    otgpipe, xfer, (xfer != NULL) ? xfer->ux_status : 0, 0);
   1317   1.7     skrll 
   1318   1.1    bouyer 		if (xfer != NULL) {
   1319   1.1    bouyer 			/* move this pipe to the end of the list */
   1320   1.1    bouyer 			SIMPLEQ_REMOVE(&ep->ep_pipes, otgpipe,
   1321   1.1    bouyer 			    motg_pipe, ep_pipe_list);
   1322   1.1    bouyer 			SIMPLEQ_INSERT_TAIL(&ep->ep_pipes,
   1323   1.1    bouyer 			    otgpipe, ep_pipe_list);
   1324   1.1    bouyer 			break;
   1325   1.1    bouyer 		}
   1326   1.1    bouyer 	}
   1327   1.1    bouyer 	if (xfer == NULL) {
   1328   1.1    bouyer 		err = USBD_NOT_STARTED;
   1329   1.1    bouyer 		goto end;
   1330   1.1    bouyer 	}
   1331  1.14     skrll 	xfer->ux_status = USBD_IN_PROGRESS;
   1332  1.14     skrll 	KASSERT(otgpipe == MOTG_PIPE2MPIPE(xfer->ux_pipe));
   1333   1.1    bouyer 	KASSERT(otgpipe->hw_ep == ep);
   1334  1.14     skrll 	KASSERT(xfer->ux_rqflags & URQ_REQUEST);
   1335  1.14     skrll 	// KASSERT(xfer->ux_actlen == 0);
   1336  1.14     skrll 	xfer->ux_actlen = 0;
   1337   1.1    bouyer 
   1338   1.1    bouyer 	ep->xfer = xfer;
   1339  1.14     skrll 	ep->datalen = xfer->ux_length;
   1340   1.1    bouyer 	if (ep->datalen > 0)
   1341  1.14     skrll 		ep->data = xfer->ux_buf;
   1342   1.1    bouyer 	else
   1343   1.1    bouyer 		ep->data = NULL;
   1344  1.14     skrll 	if ((xfer->ux_flags & USBD_FORCE_SHORT_XFER) &&
   1345   1.1    bouyer 	    (ep->datalen % 64) == 0)
   1346   1.1    bouyer 		ep->need_short_xfer = 1;
   1347   1.1    bouyer 	else
   1348   1.1    bouyer 		ep->need_short_xfer = 0;
   1349   1.1    bouyer 	/* now we need send this request */
   1350   1.7     skrll 	DPRINTFN(MD_CTRL,
   1351  1.14     skrll 	    "xfer %p send data %p len %d short %d",
   1352  1.14     skrll 	    xfer, ep->data, ep->datalen, ep->need_short_xfer);
   1353  1.14     skrll 	DPRINTFN(MD_CTRL,
   1354  1.14     skrll 	    "xfer %p ... speed %d to %d", xfer->ux_pipe->up_dev->ud_speed,
   1355  1.14     skrll 	    xfer->ux_pipe->up_dev->ud_addr, 0, 0);
   1356   1.1    bouyer 	KASSERT(ep->phase == IDLE);
   1357   1.1    bouyer 	ep->phase = SETUP;
   1358   1.1    bouyer 	/* select endpoint 0 */
   1359   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_EPINDEX, 0);
   1360   1.1    bouyer 	/* fifo should be empty at this point */
   1361   1.1    bouyer 	KASSERT((UREAD1(sc, MUSB2_REG_TXCSRL) & MUSB2_MASK_CSR0L_TXPKTRDY) == 0);
   1362   1.1    bouyer 	/* send data */
   1363  1.14     skrll 	// KASSERT(((vaddr_t)(&xfer->ux_request) & 3) == 0);
   1364  1.14     skrll 	KASSERT(sizeof(xfer->ux_request) == 8);
   1365   1.1    bouyer 	bus_space_write_multi_1(sc->sc_iot, sc->sc_ioh, MUSB2_REG_EPFIFO(0),
   1366  1.14     skrll 	    (void *)&xfer->ux_request, sizeof(xfer->ux_request));
   1367   1.1    bouyer 
   1368   1.1    bouyer 	motg_setup_endpoint_tx(xfer);
   1369   1.1    bouyer 	/* start transaction */
   1370   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_TXCSRL,
   1371   1.1    bouyer 	    MUSB2_MASK_CSR0L_TXPKTRDY | MUSB2_MASK_CSR0L_SETUPPKT);
   1372   1.1    bouyer 
   1373   1.1    bouyer end:
   1374   1.1    bouyer 	if (err)
   1375  1.14     skrll 		return err;
   1376   1.1    bouyer 
   1377  1.14     skrll 	return USBD_IN_PROGRESS;
   1378   1.1    bouyer }
   1379   1.1    bouyer 
   1380   1.1    bouyer static void
   1381  1.14     skrll motg_device_ctrl_read(struct usbd_xfer *xfer)
   1382   1.1    bouyer {
   1383  1.14     skrll 	struct motg_softc *sc = MOTG_XFER2SC(xfer);
   1384  1.14     skrll 	struct motg_pipe *otgpipe = MOTG_PIPE2MPIPE(xfer->ux_pipe);
   1385   1.1    bouyer 	/* assume endpoint already selected */
   1386   1.1    bouyer 	motg_setup_endpoint_rx(xfer);
   1387   1.1    bouyer 	/* start transaction */
   1388   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_TXCSRL, MUSB2_MASK_CSR0L_REQPKT);
   1389   1.1    bouyer 	otgpipe->hw_ep->phase = DATA_IN;
   1390   1.1    bouyer }
   1391   1.1    bouyer 
   1392   1.1    bouyer static void
   1393   1.1    bouyer motg_device_ctrl_intr_rx(struct motg_softc *sc)
   1394   1.1    bouyer {
   1395   1.1    bouyer 	struct motg_hw_ep *ep = &sc->sc_in_ep[0];
   1396  1.14     skrll 	struct usbd_xfer *xfer = ep->xfer;
   1397   1.1    bouyer 	uint8_t csr;
   1398   1.1    bouyer 	int datalen, max_datalen;
   1399   1.1    bouyer 	char *data;
   1400   1.1    bouyer 	bool got_short;
   1401   1.3    bouyer 	usbd_status new_status = USBD_IN_PROGRESS;
   1402   1.1    bouyer 
   1403  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1404  1.14     skrll 
   1405   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   1406   1.1    bouyer 
   1407  1.15     skrll 	KASSERT(ep->phase == DATA_IN || ep->phase == STATUS_IN);
   1408  1.14     skrll 	/* select endpoint 0 */
   1409   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_EPINDEX, 0);
   1410   1.1    bouyer 
   1411   1.1    bouyer 	/* read out FIFO status */
   1412   1.1    bouyer 	csr = UREAD1(sc, MUSB2_REG_TXCSRL);
   1413  1.14     skrll 	DPRINTFN(MD_CTRL, "phase %d csr 0x%x xfer %p status %d",
   1414  1.14     skrll 	    ep->phase, csr, xfer, (xfer != NULL) ? xfer->ux_status : 0);
   1415   1.1    bouyer 
   1416   1.1    bouyer 	if (csr & MUSB2_MASK_CSR0L_NAKTIMO) {
   1417   1.1    bouyer 		csr &= ~MUSB2_MASK_CSR0L_REQPKT;
   1418   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_TXCSRL, csr);
   1419   1.1    bouyer 
   1420   1.1    bouyer 		csr &= ~MUSB2_MASK_CSR0L_NAKTIMO;
   1421   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_TXCSRL, csr);
   1422   1.3    bouyer 		new_status = USBD_TIMEOUT; /* XXX */
   1423   1.1    bouyer 		goto complete;
   1424   1.1    bouyer 	}
   1425   1.1    bouyer 	if (csr & (MUSB2_MASK_CSR0L_RXSTALL | MUSB2_MASK_CSR0L_ERROR)) {
   1426   1.3    bouyer 		if (csr & MUSB2_MASK_CSR0L_RXSTALL)
   1427   1.3    bouyer 			new_status = USBD_STALLED;
   1428   1.3    bouyer 		else
   1429   1.3    bouyer 			new_status = USBD_IOERROR;
   1430   1.1    bouyer 		/* clear status */
   1431   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_TXCSRL, 0);
   1432   1.1    bouyer 		goto complete;
   1433   1.1    bouyer 	}
   1434   1.1    bouyer 	if ((csr & MUSB2_MASK_CSR0L_RXPKTRDY) == 0)
   1435   1.1    bouyer 		return; /* no data yet */
   1436   1.1    bouyer 
   1437  1.14     skrll 	if (xfer == NULL || xfer->ux_status != USBD_IN_PROGRESS)
   1438   1.1    bouyer 		goto complete;
   1439   1.1    bouyer 
   1440   1.1    bouyer 	if (ep->phase == STATUS_IN) {
   1441   1.3    bouyer 		new_status = USBD_NORMAL_COMPLETION;
   1442   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_TXCSRL, 0);
   1443   1.1    bouyer 		goto complete;
   1444   1.1    bouyer 	}
   1445   1.1    bouyer 	datalen = UREAD2(sc, MUSB2_REG_RXCOUNT);
   1446  1.14     skrll 	DPRINTFN(MD_CTRL, "phase %d datalen %d", ep->phase, datalen, 0, 0);
   1447  1.14     skrll 	KASSERT(UGETW(xfer->ux_pipe->up_endpoint->ue_edesc->wMaxPacketSize) > 0);
   1448  1.14     skrll 	max_datalen = min(UGETW(xfer->ux_pipe->up_endpoint->ue_edesc->wMaxPacketSize),
   1449   1.1    bouyer 	    ep->datalen);
   1450   1.1    bouyer 	if (datalen > max_datalen) {
   1451   1.3    bouyer 		new_status = USBD_IOERROR;
   1452   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_TXCSRL, 0);
   1453   1.1    bouyer 		goto complete;
   1454   1.1    bouyer 	}
   1455   1.1    bouyer 	got_short = (datalen < max_datalen);
   1456   1.1    bouyer 	if (datalen > 0) {
   1457   1.1    bouyer 		KASSERT(ep->phase == DATA_IN);
   1458   1.1    bouyer 		data = ep->data;
   1459   1.1    bouyer 		ep->data += datalen;
   1460   1.1    bouyer 		ep->datalen -= datalen;
   1461  1.14     skrll 		xfer->ux_actlen += datalen;
   1462   1.1    bouyer 		if (((vaddr_t)data & 0x3) == 0 &&
   1463   1.1    bouyer 		    (datalen >> 2) > 0) {
   1464  1.14     skrll 			DPRINTFN(MD_CTRL, "r4 data %p len %d", data, datalen,
   1465  1.14     skrll 			    0, 0);
   1466   1.1    bouyer 			bus_space_read_multi_4(sc->sc_iot, sc->sc_ioh,
   1467   1.1    bouyer 			    MUSB2_REG_EPFIFO(0), (void *)data, datalen >> 2);
   1468   1.1    bouyer 			data += (datalen & ~0x3);
   1469   1.1    bouyer 			datalen -= (datalen & ~0x3);
   1470   1.1    bouyer 		}
   1471  1.14     skrll 		DPRINTFN(MD_CTRL, "r1 data %p len %d", data, datalen, 0, 0);
   1472   1.1    bouyer 		if (datalen) {
   1473   1.1    bouyer 			bus_space_read_multi_1(sc->sc_iot, sc->sc_ioh,
   1474   1.1    bouyer 			    MUSB2_REG_EPFIFO(0), data, datalen);
   1475   1.1    bouyer 		}
   1476   1.1    bouyer 	}
   1477   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_TXCSRL, csr & ~MUSB2_MASK_CSR0L_RXPKTRDY);
   1478   1.1    bouyer 	KASSERT(ep->phase == DATA_IN);
   1479   1.1    bouyer 	if (got_short || (ep->datalen == 0)) {
   1480   1.1    bouyer 		if (ep->need_short_xfer == 0) {
   1481   1.1    bouyer 			ep->phase = STATUS_OUT;
   1482   1.1    bouyer 			UWRITE1(sc, MUSB2_REG_TXCSRH,
   1483   1.1    bouyer 			    UREAD1(sc, MUSB2_REG_TXCSRH) |
   1484   1.1    bouyer 			    MUSB2_MASK_CSR0H_PING_DIS);
   1485   1.1    bouyer 			motg_setup_endpoint_tx(xfer);
   1486   1.1    bouyer 			UWRITE1(sc, MUSB2_REG_TXCSRL,
   1487   1.1    bouyer 			    MUSB2_MASK_CSR0L_STATUSPKT |
   1488   1.1    bouyer 			    MUSB2_MASK_CSR0L_TXPKTRDY);
   1489   1.1    bouyer 			return;
   1490   1.1    bouyer 		}
   1491   1.1    bouyer 		ep->need_short_xfer = 0;
   1492   1.1    bouyer 	}
   1493   1.1    bouyer 	motg_device_ctrl_read(xfer);
   1494   1.1    bouyer 	return;
   1495   1.1    bouyer complete:
   1496   1.1    bouyer 	ep->phase = IDLE;
   1497   1.1    bouyer 	ep->xfer = NULL;
   1498  1.14     skrll 	if (xfer && xfer->ux_status == USBD_IN_PROGRESS) {
   1499   1.3    bouyer 		KASSERT(new_status != USBD_IN_PROGRESS);
   1500  1.14     skrll 		xfer->ux_status = new_status;
   1501   1.1    bouyer 		usb_transfer_complete(xfer);
   1502   1.3    bouyer 	}
   1503   1.1    bouyer 	motg_device_ctrl_start1(sc);
   1504   1.1    bouyer }
   1505   1.1    bouyer 
   1506   1.1    bouyer static void
   1507   1.1    bouyer motg_device_ctrl_intr_tx(struct motg_softc *sc)
   1508   1.1    bouyer {
   1509   1.1    bouyer 	struct motg_hw_ep *ep = &sc->sc_in_ep[0];
   1510  1.14     skrll 	struct usbd_xfer *xfer = ep->xfer;
   1511   1.1    bouyer 	uint8_t csr;
   1512   1.1    bouyer 	int datalen;
   1513   1.1    bouyer 	char *data;
   1514   1.3    bouyer 	usbd_status new_status = USBD_IN_PROGRESS;
   1515   1.1    bouyer 
   1516  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1517  1.14     skrll 
   1518   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   1519   1.1    bouyer 	if (ep->phase == DATA_IN || ep->phase == STATUS_IN) {
   1520   1.1    bouyer 		motg_device_ctrl_intr_rx(sc);
   1521   1.1    bouyer 		return;
   1522   1.1    bouyer 	}
   1523   1.1    bouyer 
   1524  1.14     skrll 	KASSERT(ep->phase == SETUP || ep->phase == DATA_OUT ||
   1525  1.14     skrll 	    ep->phase == STATUS_OUT);
   1526  1.14     skrll 
   1527  1.14     skrll 	/* select endpoint 0 */
   1528   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_EPINDEX, 0);
   1529   1.1    bouyer 
   1530   1.1    bouyer 	csr = UREAD1(sc, MUSB2_REG_TXCSRL);
   1531  1.14     skrll 	DPRINTFN(MD_CTRL, "phase %d csr 0x%x xfer %p status %d",
   1532  1.14     skrll 	    ep->phase, csr, xfer, (xfer != NULL) ? xfer->ux_status : 0);
   1533   1.1    bouyer 
   1534   1.1    bouyer 	if (csr & MUSB2_MASK_CSR0L_RXSTALL) {
   1535   1.1    bouyer 		/* command not accepted */
   1536   1.3    bouyer 		new_status = USBD_STALLED;
   1537   1.1    bouyer 		/* clear status */
   1538   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_TXCSRL, 0);
   1539   1.1    bouyer 		goto complete;
   1540   1.1    bouyer 	}
   1541   1.1    bouyer 	if (csr & MUSB2_MASK_CSR0L_NAKTIMO) {
   1542   1.3    bouyer 		new_status = USBD_TIMEOUT; /* XXX */
   1543   1.1    bouyer 		/* flush fifo */
   1544   1.1    bouyer 		while (csr & MUSB2_MASK_CSR0L_TXFIFONEMPTY) {
   1545   1.1    bouyer 			UWRITE1(sc, MUSB2_REG_TXCSRH,
   1546   1.7     skrll 			    UREAD1(sc, MUSB2_REG_TXCSRH) |
   1547   1.1    bouyer 				MUSB2_MASK_CSR0H_FFLUSH);
   1548   1.1    bouyer 			csr = UREAD1(sc, MUSB2_REG_TXCSRL);
   1549   1.1    bouyer 		}
   1550   1.1    bouyer 		csr &= ~MUSB2_MASK_CSR0L_NAKTIMO;
   1551   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_TXCSRL, csr);
   1552   1.1    bouyer 		goto complete;
   1553   1.1    bouyer 	}
   1554   1.1    bouyer 	if (csr & MUSB2_MASK_CSR0L_ERROR) {
   1555   1.3    bouyer 		new_status = USBD_IOERROR;
   1556   1.1    bouyer 		/* clear status */
   1557   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_TXCSRL, 0);
   1558   1.1    bouyer 		goto complete;
   1559   1.1    bouyer 	}
   1560   1.1    bouyer 	if (csr & MUSB2_MASK_CSR0L_TXFIFONEMPTY) {
   1561   1.1    bouyer 		/* data still not sent */
   1562   1.1    bouyer 		return;
   1563   1.1    bouyer 	}
   1564   1.1    bouyer 	if (xfer == NULL)
   1565   1.1    bouyer 		goto complete;
   1566   1.1    bouyer 	if (ep->phase == STATUS_OUT) {
   1567   1.1    bouyer 		/*
   1568   1.1    bouyer 		 * we have sent status and got no error;
   1569   1.1    bouyer 		 * declare transfer complete
   1570   1.1    bouyer 		 */
   1571  1.14     skrll 		DPRINTFN(MD_CTRL, "xfer %p status %d complete", xfer,
   1572  1.14     skrll 		    xfer->ux_status, 0, 0);
   1573   1.3    bouyer 		new_status = USBD_NORMAL_COMPLETION;
   1574   1.1    bouyer 		goto complete;
   1575   1.1    bouyer 	}
   1576   1.1    bouyer 	if (ep->datalen == 0) {
   1577   1.1    bouyer 		if (ep->need_short_xfer) {
   1578   1.1    bouyer 			ep->need_short_xfer = 0;
   1579   1.1    bouyer 			/* one more data phase */
   1580  1.14     skrll 			if (xfer->ux_request.bmRequestType & UT_READ) {
   1581  1.14     skrll 				DPRINTFN(MD_CTRL, "xfer %p to DATA_IN", xfer,
   1582  1.14     skrll 				    0, 0, 0);
   1583   1.1    bouyer 				motg_device_ctrl_read(xfer);
   1584   1.1    bouyer 				return;
   1585   1.1    bouyer 			} /*  else fall back to DATA_OUT */
   1586   1.1    bouyer 		} else {
   1587  1.14     skrll 			DPRINTFN(MD_CTRL, "xfer %p to STATUS_IN, csrh 0x%x",
   1588  1.14     skrll 			    xfer, UREAD1(sc, MUSB2_REG_TXCSRH), 0, 0);
   1589   1.1    bouyer 			ep->phase = STATUS_IN;
   1590   1.1    bouyer 			UWRITE1(sc, MUSB2_REG_RXCSRH,
   1591   1.1    bouyer 			    UREAD1(sc, MUSB2_REG_RXCSRH) |
   1592   1.1    bouyer 			    MUSB2_MASK_CSR0H_PING_DIS);
   1593   1.1    bouyer 			motg_setup_endpoint_rx(xfer);
   1594   1.1    bouyer 			UWRITE1(sc, MUSB2_REG_TXCSRL,
   1595   1.1    bouyer 			    MUSB2_MASK_CSR0L_STATUSPKT |
   1596   1.1    bouyer 			    MUSB2_MASK_CSR0L_REQPKT);
   1597   1.1    bouyer 			return;
   1598   1.1    bouyer 		}
   1599   1.1    bouyer 	}
   1600  1.14     skrll 	if (xfer->ux_request.bmRequestType & UT_READ) {
   1601   1.1    bouyer 		motg_device_ctrl_read(xfer);
   1602   1.1    bouyer 		return;
   1603   1.1    bouyer 	}
   1604   1.1    bouyer 	/* setup a dataout phase */
   1605   1.1    bouyer 	datalen = min(ep->datalen,
   1606  1.14     skrll 	    UGETW(xfer->ux_pipe->up_endpoint->ue_edesc->wMaxPacketSize));
   1607   1.1    bouyer 	ep->phase = DATA_OUT;
   1608  1.14     skrll 	DPRINTFN(MD_CTRL, "xfer %p to DATA_OUT, csrh 0x%x", xfer,
   1609  1.14     skrll 	    UREAD1(sc, MUSB2_REG_TXCSRH), 0, 0);
   1610   1.1    bouyer 	if (datalen) {
   1611   1.1    bouyer 		data = ep->data;
   1612   1.1    bouyer 		ep->data += datalen;
   1613   1.1    bouyer 		ep->datalen -= datalen;
   1614  1.14     skrll 		xfer->ux_actlen += datalen;
   1615   1.1    bouyer 		if (((vaddr_t)data & 0x3) == 0 &&
   1616   1.1    bouyer 		    (datalen >> 2) > 0) {
   1617   1.1    bouyer 			bus_space_write_multi_4(sc->sc_iot, sc->sc_ioh,
   1618   1.1    bouyer 			    MUSB2_REG_EPFIFO(0), (void *)data, datalen >> 2);
   1619   1.1    bouyer 			data += (datalen & ~0x3);
   1620   1.1    bouyer 			datalen -= (datalen & ~0x3);
   1621   1.1    bouyer 		}
   1622   1.1    bouyer 		if (datalen) {
   1623   1.1    bouyer 			bus_space_write_multi_1(sc->sc_iot, sc->sc_ioh,
   1624   1.1    bouyer 			    MUSB2_REG_EPFIFO(0), data, datalen);
   1625   1.1    bouyer 		}
   1626   1.1    bouyer 	}
   1627   1.1    bouyer 	/* send data */
   1628   1.1    bouyer 	motg_setup_endpoint_tx(xfer);
   1629   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_TXCSRL, MUSB2_MASK_CSR0L_TXPKTRDY);
   1630   1.1    bouyer 	return;
   1631   1.1    bouyer 
   1632   1.1    bouyer complete:
   1633   1.1    bouyer 	ep->phase = IDLE;
   1634   1.1    bouyer 	ep->xfer = NULL;
   1635  1.14     skrll 	if (xfer && xfer->ux_status == USBD_IN_PROGRESS) {
   1636   1.3    bouyer 		KASSERT(new_status != USBD_IN_PROGRESS);
   1637  1.14     skrll 		xfer->ux_status = new_status;
   1638   1.1    bouyer 		usb_transfer_complete(xfer);
   1639   1.3    bouyer 	}
   1640   1.1    bouyer 	motg_device_ctrl_start1(sc);
   1641   1.1    bouyer }
   1642   1.1    bouyer 
   1643   1.1    bouyer /* Abort a device control request. */
   1644   1.1    bouyer void
   1645  1.14     skrll motg_device_ctrl_abort(struct usbd_xfer *xfer)
   1646   1.1    bouyer {
   1647  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1648  1.14     skrll 
   1649   1.3    bouyer 	motg_device_xfer_abort(xfer);
   1650   1.1    bouyer }
   1651   1.1    bouyer 
   1652   1.1    bouyer /* Close a device control pipe */
   1653   1.1    bouyer void
   1654  1.14     skrll motg_device_ctrl_close(struct usbd_pipe *pipe)
   1655   1.1    bouyer {
   1656  1.14     skrll 	struct motg_softc *sc __diagused = MOTG_PIPE2SC(pipe);
   1657  1.14     skrll 	struct motg_pipe *otgpipe = MOTG_PIPE2MPIPE(pipe);
   1658   1.1    bouyer 	struct motg_pipe *otgpipeiter;
   1659   1.1    bouyer 
   1660  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1661  1.14     skrll 
   1662   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   1663   1.1    bouyer 	KASSERT(otgpipe->hw_ep->xfer == NULL ||
   1664  1.14     skrll 	    otgpipe->hw_ep->xfer->ux_pipe != pipe);
   1665   1.1    bouyer 
   1666   1.1    bouyer 	SIMPLEQ_FOREACH(otgpipeiter, &otgpipe->hw_ep->ep_pipes, ep_pipe_list) {
   1667   1.1    bouyer 		if (otgpipeiter == otgpipe) {
   1668   1.1    bouyer 			/* remove from list */
   1669   1.1    bouyer 			SIMPLEQ_REMOVE(&otgpipe->hw_ep->ep_pipes, otgpipe,
   1670   1.1    bouyer 			    motg_pipe, ep_pipe_list);
   1671   1.1    bouyer 			otgpipe->hw_ep->refcount--;
   1672   1.1    bouyer 			/* we're done */
   1673   1.1    bouyer 			return;
   1674   1.1    bouyer 		}
   1675   1.1    bouyer 	}
   1676   1.1    bouyer 	panic("motg_device_ctrl_close: not found");
   1677   1.1    bouyer }
   1678   1.1    bouyer 
   1679   1.1    bouyer void
   1680  1.14     skrll motg_device_ctrl_done(struct usbd_xfer *xfer)
   1681   1.1    bouyer {
   1682  1.14     skrll 	struct motg_pipe *otgpipe __diagused = MOTG_PIPE2MPIPE(xfer->ux_pipe);
   1683  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1684  1.14     skrll 
   1685   1.1    bouyer 	KASSERT(otgpipe->hw_ep->xfer != xfer);
   1686   1.1    bouyer }
   1687   1.1    bouyer 
   1688   1.1    bouyer static usbd_status
   1689  1.14     skrll motg_device_data_transfer(struct usbd_xfer *xfer)
   1690   1.1    bouyer {
   1691  1.14     skrll 	struct motg_softc *sc = MOTG_XFER2SC(xfer);
   1692   1.1    bouyer 	usbd_status err;
   1693   1.1    bouyer 
   1694  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1695  1.14     skrll 
   1696   1.1    bouyer 	/* Insert last in queue. */
   1697   1.1    bouyer 	mutex_enter(&sc->sc_lock);
   1698  1.14     skrll 	DPRINTF("xfer %p status %d", xfer, xfer->ux_status, 0, 0);
   1699   1.1    bouyer 	err = usb_insert_transfer(xfer);
   1700  1.14     skrll 	xfer->ux_status = USBD_NOT_STARTED;
   1701   1.1    bouyer 	mutex_exit(&sc->sc_lock);
   1702   1.1    bouyer 	if (err)
   1703  1.14     skrll 		return err;
   1704   1.1    bouyer 
   1705   1.1    bouyer 	/*
   1706   1.1    bouyer 	 * Pipe isn't running (otherwise err would be USBD_INPROG),
   1707   1.1    bouyer 	 * so start it first.
   1708   1.1    bouyer 	 */
   1709  1.14     skrll 	return motg_device_data_start(SIMPLEQ_FIRST(&xfer->ux_pipe->up_queue));
   1710   1.1    bouyer }
   1711   1.1    bouyer 
   1712   1.1    bouyer static usbd_status
   1713  1.14     skrll motg_device_data_start(struct usbd_xfer *xfer)
   1714   1.1    bouyer {
   1715  1.14     skrll 	struct motg_softc *sc = MOTG_XFER2SC(xfer);
   1716  1.14     skrll 	struct motg_pipe *otgpipe = MOTG_PIPE2MPIPE(xfer->ux_pipe);
   1717   1.1    bouyer 	usbd_status err;
   1718  1.14     skrll 
   1719  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1720  1.14     skrll 
   1721   1.1    bouyer 	mutex_enter(&sc->sc_lock);
   1722  1.14     skrll 	DPRINTF("xfer %p status %d", xfer, xfer->ux_status, 0, 0);
   1723   1.1    bouyer 	err = motg_device_data_start1(sc, otgpipe->hw_ep);
   1724   1.1    bouyer 	mutex_exit(&sc->sc_lock);
   1725   1.1    bouyer 	if (err != USBD_IN_PROGRESS)
   1726   1.1    bouyer 		return err;
   1727   1.1    bouyer 	return USBD_IN_PROGRESS;
   1728   1.1    bouyer }
   1729   1.1    bouyer 
   1730   1.1    bouyer static usbd_status
   1731   1.1    bouyer motg_device_data_start1(struct motg_softc *sc, struct motg_hw_ep *ep)
   1732   1.1    bouyer {
   1733  1.14     skrll 	struct usbd_xfer *xfer = NULL;
   1734   1.1    bouyer 	struct motg_pipe *otgpipe;
   1735   1.1    bouyer 	usbd_status err = 0;
   1736   1.8     skrll 	uint32_t val __diagused;
   1737   1.1    bouyer 
   1738  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1739  1.14     skrll 
   1740   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   1741   1.1    bouyer 	if (sc->sc_dying)
   1742  1.14     skrll 		return USBD_IOERROR;
   1743   1.1    bouyer 
   1744   1.1    bouyer 	if (!sc->sc_connected)
   1745  1.14     skrll 		return USBD_IOERROR;
   1746   1.1    bouyer 
   1747   1.1    bouyer 	if (ep->xfer != NULL) {
   1748   1.1    bouyer 		err = USBD_IN_PROGRESS;
   1749   1.1    bouyer 		goto end;
   1750   1.1    bouyer 	}
   1751   1.1    bouyer 	/* locate the first pipe with work to do */
   1752   1.1    bouyer 	SIMPLEQ_FOREACH(otgpipe, &ep->ep_pipes, ep_pipe_list) {
   1753  1.14     skrll 		xfer = SIMPLEQ_FIRST(&otgpipe->pipe.up_queue);
   1754  1.14     skrll 		DPRINTFN(MD_BULK, "pipe %p xfer %p status %d", otgpipe, xfer,
   1755  1.14     skrll 		    (xfer != NULL) ? xfer->ux_status : 0, 0);
   1756   1.1    bouyer 		if (xfer != NULL) {
   1757   1.1    bouyer 			/* move this pipe to the end of the list */
   1758   1.1    bouyer 			SIMPLEQ_REMOVE(&ep->ep_pipes, otgpipe,
   1759   1.1    bouyer 			    motg_pipe, ep_pipe_list);
   1760   1.1    bouyer 			SIMPLEQ_INSERT_TAIL(&ep->ep_pipes,
   1761   1.1    bouyer 			    otgpipe, ep_pipe_list);
   1762   1.1    bouyer 			break;
   1763   1.1    bouyer 		}
   1764   1.1    bouyer 	}
   1765   1.1    bouyer 	if (xfer == NULL) {
   1766   1.1    bouyer 		err = USBD_NOT_STARTED;
   1767   1.1    bouyer 		goto end;
   1768   1.1    bouyer 	}
   1769  1.14     skrll 	xfer->ux_status = USBD_IN_PROGRESS;
   1770  1.14     skrll 	KASSERT(otgpipe == MOTG_PIPE2MPIPE(xfer->ux_pipe));
   1771   1.1    bouyer 	KASSERT(otgpipe->hw_ep == ep);
   1772  1.14     skrll 	KASSERT(!(xfer->ux_rqflags & URQ_REQUEST));
   1773  1.14     skrll 	// KASSERT(xfer->ux_actlen == 0);
   1774  1.14     skrll 	xfer->ux_actlen = 0;
   1775   1.1    bouyer 
   1776   1.1    bouyer 	ep->xfer = xfer;
   1777  1.14     skrll 	ep->datalen = xfer->ux_length;
   1778   1.1    bouyer 	KASSERT(ep->datalen > 0);
   1779  1.14     skrll 	ep->data = xfer->ux_buf;
   1780  1.14     skrll 	if ((xfer->ux_flags & USBD_FORCE_SHORT_XFER) &&
   1781   1.1    bouyer 	    (ep->datalen % 64) == 0)
   1782   1.1    bouyer 		ep->need_short_xfer = 1;
   1783   1.1    bouyer 	else
   1784   1.1    bouyer 		ep->need_short_xfer = 0;
   1785   1.1    bouyer 	/* now we need send this request */
   1786   1.7     skrll 	DPRINTFN(MD_BULK,
   1787  1.14     skrll 	    UE_GET_DIR(xfer->ux_pipe->up_endpoint->ue_edesc->bEndpointAddress) == UE_DIR_IN ?
   1788  1.14     skrll 	    "xfer %p in  data %p len %d short %d" :
   1789  1.14     skrll 	    "xfer %p out data %p len %d short %d",
   1790  1.14     skrll 	    xfer, ep->data, ep->datalen, ep->need_short_xfer);
   1791  1.14     skrll 	DPRINTFN(MD_BULK, "... speed %d to %d", xfer->ux_pipe->up_dev->ud_speed,
   1792  1.14     skrll 	    xfer->ux_pipe->up_dev->ud_addr, 0, 0);
   1793   1.1    bouyer 	KASSERT(ep->phase == IDLE);
   1794   1.1    bouyer 	/* select endpoint */
   1795   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_EPINDEX, ep->ep_number);
   1796  1.14     skrll 	if (UE_GET_DIR(xfer->ux_pipe->up_endpoint->ue_edesc->bEndpointAddress)
   1797   1.1    bouyer 	    == UE_DIR_IN) {
   1798   1.1    bouyer 		val = UREAD1(sc, MUSB2_REG_RXCSRL);
   1799   1.1    bouyer 		KASSERT((val & MUSB2_MASK_CSRL_RXPKTRDY) == 0);
   1800   1.1    bouyer 		motg_device_data_read(xfer);
   1801   1.1    bouyer 	} else {
   1802   1.1    bouyer 		ep->phase = DATA_OUT;
   1803   1.1    bouyer 		val = UREAD1(sc, MUSB2_REG_TXCSRL);
   1804   1.1    bouyer 		KASSERT((val & MUSB2_MASK_CSRL_TXPKTRDY) == 0);
   1805   1.1    bouyer 		motg_device_data_write(xfer);
   1806   1.1    bouyer 	}
   1807   1.1    bouyer end:
   1808   1.1    bouyer 	if (err)
   1809  1.14     skrll 		return err;
   1810   1.1    bouyer 
   1811  1.14     skrll 	return USBD_IN_PROGRESS;
   1812   1.1    bouyer }
   1813   1.1    bouyer 
   1814   1.1    bouyer static void
   1815  1.14     skrll motg_device_data_read(struct usbd_xfer *xfer)
   1816   1.1    bouyer {
   1817  1.14     skrll 	struct motg_softc *sc = MOTG_XFER2SC(xfer);
   1818  1.14     skrll 	struct motg_pipe *otgpipe = MOTG_PIPE2MPIPE(xfer->ux_pipe);
   1819   1.1    bouyer 	uint32_t val;
   1820   1.1    bouyer 
   1821  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1822  1.14     skrll 
   1823   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   1824   1.1    bouyer 	/* assume endpoint already selected */
   1825   1.1    bouyer 	motg_setup_endpoint_rx(xfer);
   1826   1.1    bouyer 	/* Max packet size */
   1827   1.1    bouyer 	UWRITE2(sc, MUSB2_REG_RXMAXP,
   1828  1.14     skrll 	    UGETW(xfer->ux_pipe->up_endpoint->ue_edesc->wMaxPacketSize));
   1829   1.1    bouyer 	/* Data Toggle */
   1830   1.1    bouyer 	val = UREAD1(sc, MUSB2_REG_RXCSRH);
   1831   1.1    bouyer 	val |= MUSB2_MASK_CSRH_RXDT_WREN;
   1832   1.1    bouyer 	if (otgpipe->nexttoggle)
   1833   1.1    bouyer 		val |= MUSB2_MASK_CSRH_RXDT_VAL;
   1834   1.1    bouyer 	else
   1835   1.1    bouyer 		val &= ~MUSB2_MASK_CSRH_RXDT_VAL;
   1836   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_RXCSRH, val);
   1837   1.1    bouyer 
   1838  1.14     skrll 	DPRINTFN(MD_BULK, "%p to DATA_IN on ep %d, csrh 0x%x",
   1839  1.14     skrll 	    xfer, otgpipe->hw_ep->ep_number, UREAD1(sc, MUSB2_REG_RXCSRH), 0);
   1840   1.1    bouyer 	/* start transaction */
   1841   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_RXCSRL, MUSB2_MASK_CSRL_RXREQPKT);
   1842   1.1    bouyer 	otgpipe->hw_ep->phase = DATA_IN;
   1843   1.1    bouyer }
   1844   1.1    bouyer 
   1845   1.1    bouyer static void
   1846  1.14     skrll motg_device_data_write(struct usbd_xfer *xfer)
   1847   1.1    bouyer {
   1848  1.14     skrll 	struct motg_softc *sc = MOTG_XFER2SC(xfer);
   1849  1.14     skrll 	struct motg_pipe *otgpipe = MOTG_PIPE2MPIPE(xfer->ux_pipe);
   1850   1.1    bouyer 	struct motg_hw_ep *ep = otgpipe->hw_ep;
   1851   1.1    bouyer 	int datalen;
   1852   1.1    bouyer 	char *data;
   1853   1.1    bouyer 	uint32_t val;
   1854   1.1    bouyer 
   1855  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1856  1.14     skrll 
   1857   1.1    bouyer 	KASSERT(xfer!=NULL);
   1858   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   1859   1.1    bouyer 
   1860   1.1    bouyer 	datalen = min(ep->datalen,
   1861  1.14     skrll 	    UGETW(xfer->ux_pipe->up_endpoint->ue_edesc->wMaxPacketSize));
   1862   1.1    bouyer 	ep->phase = DATA_OUT;
   1863  1.14     skrll 	DPRINTFN(MD_BULK, "%p to DATA_OUT on ep %d, len %d csrh 0x%x",
   1864  1.14     skrll 	    xfer, ep->ep_number, datalen, UREAD1(sc, MUSB2_REG_TXCSRH));
   1865   1.1    bouyer 
   1866   1.1    bouyer 	/* assume endpoint already selected */
   1867   1.1    bouyer 	/* write data to fifo */
   1868   1.1    bouyer 	data = ep->data;
   1869   1.1    bouyer 	ep->data += datalen;
   1870   1.1    bouyer 	ep->datalen -= datalen;
   1871  1.14     skrll 	xfer->ux_actlen += datalen;
   1872   1.1    bouyer 	if (((vaddr_t)data & 0x3) == 0 &&
   1873   1.1    bouyer 	    (datalen >> 2) > 0) {
   1874   1.1    bouyer 		bus_space_write_multi_4(sc->sc_iot, sc->sc_ioh,
   1875   1.1    bouyer 		    MUSB2_REG_EPFIFO(ep->ep_number),
   1876   1.1    bouyer 		    (void *)data, datalen >> 2);
   1877   1.1    bouyer 		data += (datalen & ~0x3);
   1878   1.1    bouyer 		datalen -= (datalen & ~0x3);
   1879   1.1    bouyer 	}
   1880   1.1    bouyer 	if (datalen) {
   1881   1.1    bouyer 		bus_space_write_multi_1(sc->sc_iot, sc->sc_ioh,
   1882   1.1    bouyer 		    MUSB2_REG_EPFIFO(ep->ep_number), data, datalen);
   1883   1.1    bouyer 	}
   1884   1.1    bouyer 
   1885   1.1    bouyer 	motg_setup_endpoint_tx(xfer);
   1886   1.1    bouyer 	/* Max packet size */
   1887   1.1    bouyer 	UWRITE2(sc, MUSB2_REG_TXMAXP,
   1888  1.14     skrll 	    UGETW(xfer->ux_pipe->up_endpoint->ue_edesc->wMaxPacketSize));
   1889   1.1    bouyer 	/* Data Toggle */
   1890   1.1    bouyer 	val = UREAD1(sc, MUSB2_REG_TXCSRH);
   1891   1.1    bouyer 	val |= MUSB2_MASK_CSRH_TXDT_WREN;
   1892   1.1    bouyer 	if (otgpipe->nexttoggle)
   1893   1.1    bouyer 		val |= MUSB2_MASK_CSRH_TXDT_VAL;
   1894   1.1    bouyer 	else
   1895   1.1    bouyer 		val &= ~MUSB2_MASK_CSRH_TXDT_VAL;
   1896   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_TXCSRH, val);
   1897   1.1    bouyer 
   1898   1.1    bouyer 	/* start transaction */
   1899   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_TXCSRL, MUSB2_MASK_CSRL_TXPKTRDY);
   1900   1.1    bouyer }
   1901   1.1    bouyer 
   1902   1.1    bouyer static void
   1903   1.1    bouyer motg_device_intr_rx(struct motg_softc *sc, int epnumber)
   1904   1.1    bouyer {
   1905   1.1    bouyer 	struct motg_hw_ep *ep = &sc->sc_in_ep[epnumber];
   1906  1.14     skrll 	struct usbd_xfer *xfer = ep->xfer;
   1907   1.1    bouyer 	uint8_t csr;
   1908   1.1    bouyer 	int datalen, max_datalen;
   1909   1.1    bouyer 	char *data;
   1910   1.1    bouyer 	bool got_short;
   1911   1.3    bouyer 	usbd_status new_status = USBD_IN_PROGRESS;
   1912   1.1    bouyer 
   1913  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   1914  1.14     skrll 
   1915   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   1916   1.1    bouyer 	KASSERT(ep->ep_number == epnumber);
   1917   1.1    bouyer 
   1918  1.14     skrll 	DPRINTFN(MD_BULK, "on ep %d", epnumber, 0, 0, 0);
   1919  1.14     skrll 	/* select endpoint */
   1920   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_EPINDEX, epnumber);
   1921   1.1    bouyer 
   1922   1.1    bouyer 	/* read out FIFO status */
   1923   1.1    bouyer 	csr = UREAD1(sc, MUSB2_REG_RXCSRL);
   1924  1.14     skrll 	DPRINTFN(MD_BULK, "phase %d csr 0x%x", ep->phase, csr ,0 ,0);
   1925   1.1    bouyer 
   1926   1.1    bouyer 	if ((csr & (MUSB2_MASK_CSRL_RXNAKTO | MUSB2_MASK_CSRL_RXSTALL |
   1927   1.1    bouyer 	    MUSB2_MASK_CSRL_RXERROR | MUSB2_MASK_CSRL_RXPKTRDY)) == 0)
   1928   1.1    bouyer 		return;
   1929   1.1    bouyer 
   1930  1.14     skrll 	KASSERTMSG(ep->phase == DATA_IN, "phase %d", ep->phase);
   1931   1.1    bouyer 	if (csr & MUSB2_MASK_CSRL_RXNAKTO) {
   1932   1.1    bouyer 		csr &= ~MUSB2_MASK_CSRL_RXREQPKT;
   1933   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_RXCSRL, csr);
   1934   1.1    bouyer 
   1935   1.1    bouyer 		csr &= ~MUSB2_MASK_CSRL_RXNAKTO;
   1936   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_RXCSRL, csr);
   1937   1.3    bouyer 		new_status = USBD_TIMEOUT; /* XXX */
   1938   1.1    bouyer 		goto complete;
   1939   1.1    bouyer 	}
   1940   1.1    bouyer 	if (csr & (MUSB2_MASK_CSRL_RXSTALL | MUSB2_MASK_CSRL_RXERROR)) {
   1941   1.7     skrll 		if (csr & MUSB2_MASK_CSRL_RXSTALL)
   1942   1.3    bouyer 			new_status = USBD_STALLED;
   1943   1.3    bouyer 		else
   1944   1.3    bouyer 			new_status = USBD_IOERROR;
   1945   1.1    bouyer 		/* clear status */
   1946   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_RXCSRL, 0);
   1947   1.1    bouyer 		goto complete;
   1948   1.1    bouyer 	}
   1949   1.1    bouyer 	KASSERT(csr & MUSB2_MASK_CSRL_RXPKTRDY);
   1950   1.1    bouyer 
   1951  1.14     skrll 	if (xfer == NULL || xfer->ux_status != USBD_IN_PROGRESS) {
   1952   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_RXCSRL, 0);
   1953   1.1    bouyer 		goto complete;
   1954   1.1    bouyer 	}
   1955   1.1    bouyer 
   1956  1.14     skrll 	struct motg_pipe *otgpipe = MOTG_PIPE2MPIPE(xfer->ux_pipe);
   1957   1.1    bouyer 	otgpipe->nexttoggle = otgpipe->nexttoggle ^ 1;
   1958   1.1    bouyer 
   1959   1.1    bouyer 	datalen = UREAD2(sc, MUSB2_REG_RXCOUNT);
   1960  1.14     skrll 	DPRINTFN(MD_BULK, "phase %d datalen %d", ep->phase, datalen ,0 ,0);
   1961  1.14     skrll 	KASSERT(UE_GET_SIZE(UGETW(xfer->ux_pipe->up_endpoint->ue_edesc->wMaxPacketSize)) > 0);
   1962   1.1    bouyer 	max_datalen = min(
   1963  1.14     skrll 	    UE_GET_SIZE(UGETW(xfer->ux_pipe->up_endpoint->ue_edesc->wMaxPacketSize)),
   1964   1.1    bouyer 	    ep->datalen);
   1965   1.1    bouyer 	if (datalen > max_datalen) {
   1966   1.3    bouyer 		new_status = USBD_IOERROR;
   1967   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_RXCSRL, 0);
   1968   1.1    bouyer 		goto complete;
   1969   1.1    bouyer 	}
   1970   1.1    bouyer 	got_short = (datalen < max_datalen);
   1971   1.1    bouyer 	if (datalen > 0) {
   1972   1.1    bouyer 		KASSERT(ep->phase == DATA_IN);
   1973   1.1    bouyer 		data = ep->data;
   1974   1.1    bouyer 		ep->data += datalen;
   1975   1.1    bouyer 		ep->datalen -= datalen;
   1976  1.14     skrll 		xfer->ux_actlen += datalen;
   1977   1.1    bouyer 		if (((vaddr_t)data & 0x3) == 0 &&
   1978   1.1    bouyer 		    (datalen >> 2) > 0) {
   1979  1.14     skrll 			DPRINTFN(MD_BULK, "r4 data %p len %d", data, datalen,
   1980  1.14     skrll 			    0, 0);
   1981   1.1    bouyer 			bus_space_read_multi_4(sc->sc_iot, sc->sc_ioh,
   1982   1.1    bouyer 			    MUSB2_REG_EPFIFO(ep->ep_number),
   1983   1.1    bouyer 			    (void *)data, datalen >> 2);
   1984   1.1    bouyer 			data += (datalen & ~0x3);
   1985   1.1    bouyer 			datalen -= (datalen & ~0x3);
   1986   1.1    bouyer 		}
   1987  1.14     skrll 		DPRINTFN(MD_BULK, "r1 data %p len %d", data, datalen ,0 ,0);
   1988   1.1    bouyer 		if (datalen) {
   1989   1.1    bouyer 			bus_space_read_multi_1(sc->sc_iot, sc->sc_ioh,
   1990   1.1    bouyer 			    MUSB2_REG_EPFIFO(ep->ep_number), data, datalen);
   1991   1.1    bouyer 		}
   1992   1.1    bouyer 	}
   1993   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_RXCSRL, 0);
   1994   1.1    bouyer 	KASSERT(ep->phase == DATA_IN);
   1995   1.1    bouyer 	if (got_short || (ep->datalen == 0)) {
   1996   1.1    bouyer 		if (ep->need_short_xfer == 0) {
   1997   1.3    bouyer 			new_status = USBD_NORMAL_COMPLETION;
   1998   1.1    bouyer 			goto complete;
   1999   1.1    bouyer 		}
   2000   1.1    bouyer 		ep->need_short_xfer = 0;
   2001   1.1    bouyer 	}
   2002   1.1    bouyer 	motg_device_data_read(xfer);
   2003   1.1    bouyer 	return;
   2004   1.1    bouyer complete:
   2005  1.14     skrll 	DPRINTFN(MD_BULK, "xfer %p complete, status %d", xfer,
   2006  1.14     skrll 	    (xfer != NULL) ? xfer->ux_status : 0, 0, 0);
   2007   1.1    bouyer 	ep->phase = IDLE;
   2008   1.1    bouyer 	ep->xfer = NULL;
   2009  1.14     skrll 	if (xfer && xfer->ux_status == USBD_IN_PROGRESS) {
   2010   1.3    bouyer 		KASSERT(new_status != USBD_IN_PROGRESS);
   2011  1.14     skrll 		xfer->ux_status = new_status;
   2012   1.1    bouyer 		usb_transfer_complete(xfer);
   2013   1.3    bouyer 	}
   2014   1.1    bouyer 	motg_device_data_start1(sc, ep);
   2015   1.1    bouyer }
   2016   1.1    bouyer 
   2017   1.1    bouyer static void
   2018   1.1    bouyer motg_device_intr_tx(struct motg_softc *sc, int epnumber)
   2019   1.1    bouyer {
   2020   1.1    bouyer 	struct motg_hw_ep *ep = &sc->sc_out_ep[epnumber];
   2021  1.14     skrll 	struct usbd_xfer *xfer = ep->xfer;
   2022   1.1    bouyer 	uint8_t csr;
   2023   1.1    bouyer 	struct motg_pipe *otgpipe;
   2024   1.3    bouyer 	usbd_status new_status = USBD_IN_PROGRESS;
   2025   1.1    bouyer 
   2026  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   2027  1.14     skrll 
   2028   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   2029   1.1    bouyer 	KASSERT(ep->ep_number == epnumber);
   2030   1.1    bouyer 
   2031  1.14     skrll 	DPRINTFN(MD_BULK, " on ep %d", epnumber, 0, 0, 0);
   2032  1.14     skrll 	/* select endpoint */
   2033   1.1    bouyer 	UWRITE1(sc, MUSB2_REG_EPINDEX, epnumber);
   2034   1.1    bouyer 
   2035   1.1    bouyer 	csr = UREAD1(sc, MUSB2_REG_TXCSRL);
   2036  1.14     skrll 	DPRINTFN(MD_BULK, "phase %d csr 0x%x", ep->phase, csr, 0, 0);
   2037   1.1    bouyer 
   2038   1.1    bouyer 	if (csr & (MUSB2_MASK_CSRL_TXSTALLED|MUSB2_MASK_CSRL_TXERROR)) {
   2039   1.1    bouyer 		/* command not accepted */
   2040   1.7     skrll 		if (csr & MUSB2_MASK_CSRL_TXSTALLED)
   2041   1.3    bouyer 			new_status = USBD_STALLED;
   2042   1.3    bouyer 		else
   2043   1.3    bouyer 			new_status = USBD_IOERROR;
   2044   1.1    bouyer 		/* clear status */
   2045   1.1    bouyer 		UWRITE1(sc, MUSB2_REG_TXCSRL, 0);
   2046   1.1    bouyer 		goto complete;
   2047   1.1    bouyer 	}
   2048   1.1    bouyer 	if (csr & MUSB2_MASK_CSRL_TXNAKTO) {
   2049   1.3    bouyer 		new_status = USBD_TIMEOUT; /* XXX */
   2050   1.3    bouyer 		csr &= ~MUSB2_MASK_CSRL_TXNAKTO;
   2051   1.3    bouyer 		UWRITE1(sc, MUSB2_REG_TXCSRL, csr);
   2052   1.1    bouyer 		/* flush fifo */
   2053   1.1    bouyer 		while (csr & MUSB2_MASK_CSRL_TXFIFONEMPTY) {
   2054   1.1    bouyer 			csr |= MUSB2_MASK_CSRL_TXFFLUSH;
   2055   1.3    bouyer 			csr &= ~MUSB2_MASK_CSRL_TXNAKTO;
   2056   1.1    bouyer 			UWRITE1(sc, MUSB2_REG_TXCSRL, csr);
   2057   1.3    bouyer 			delay(1000);
   2058   1.1    bouyer 			csr = UREAD1(sc, MUSB2_REG_TXCSRL);
   2059  1.14     skrll 			DPRINTFN(MD_BULK, "TX fifo flush ep %d CSR 0x%x",
   2060  1.14     skrll 			    epnumber, csr, 0, 0);
   2061   1.1    bouyer 		}
   2062   1.1    bouyer 		goto complete;
   2063   1.1    bouyer 	}
   2064   1.1    bouyer 	if (csr & (MUSB2_MASK_CSRL_TXFIFONEMPTY|MUSB2_MASK_CSRL_TXPKTRDY)) {
   2065   1.1    bouyer 		/* data still not sent */
   2066   1.1    bouyer 		return;
   2067   1.1    bouyer 	}
   2068  1.14     skrll 	if (xfer == NULL || xfer->ux_status != USBD_IN_PROGRESS)
   2069   1.1    bouyer 		goto complete;
   2070  1.14     skrll 	KASSERT(ep->phase == DATA_OUT);
   2071   1.7     skrll 
   2072  1.14     skrll 	otgpipe = MOTG_PIPE2MPIPE(xfer->ux_pipe);
   2073   1.1    bouyer 	otgpipe->nexttoggle = otgpipe->nexttoggle ^ 1;
   2074   1.1    bouyer 
   2075   1.1    bouyer 	if (ep->datalen == 0) {
   2076   1.1    bouyer 		if (ep->need_short_xfer) {
   2077   1.1    bouyer 			ep->need_short_xfer = 0;
   2078   1.1    bouyer 			/* one more data phase */
   2079   1.1    bouyer 		} else {
   2080   1.3    bouyer 			new_status = USBD_NORMAL_COMPLETION;
   2081   1.1    bouyer 			goto complete;
   2082   1.1    bouyer 		}
   2083   1.1    bouyer 	}
   2084   1.1    bouyer 	motg_device_data_write(xfer);
   2085   1.1    bouyer 	return;
   2086   1.1    bouyer 
   2087   1.1    bouyer complete:
   2088  1.14     skrll 	DPRINTFN(MD_BULK, "xfer %p complete, status %d", xfer,
   2089  1.14     skrll 	    (xfer != NULL) ? xfer->ux_status : 0, 0, 0);
   2090   1.1    bouyer #ifdef DIAGNOSTIC
   2091  1.14     skrll 	if (xfer && xfer->ux_status == USBD_IN_PROGRESS && ep->phase != DATA_OUT)
   2092   1.1    bouyer 		panic("motg_device_intr_tx: bad phase %d", ep->phase);
   2093   1.1    bouyer #endif
   2094   1.1    bouyer 	ep->phase = IDLE;
   2095   1.1    bouyer 	ep->xfer = NULL;
   2096  1.14     skrll 	if (xfer && xfer->ux_status == USBD_IN_PROGRESS) {
   2097   1.3    bouyer 		KASSERT(new_status != USBD_IN_PROGRESS);
   2098  1.14     skrll 		xfer->ux_status = new_status;
   2099   1.1    bouyer 		usb_transfer_complete(xfer);
   2100   1.3    bouyer 	}
   2101   1.1    bouyer 	motg_device_data_start1(sc, ep);
   2102   1.1    bouyer }
   2103   1.1    bouyer 
   2104   1.1    bouyer /* Abort a device control request. */
   2105   1.1    bouyer void
   2106  1.14     skrll motg_device_data_abort(struct usbd_xfer *xfer)
   2107   1.1    bouyer {
   2108  1.14     skrll 	struct motg_softc __diagused *sc = MOTG_XFER2SC(xfer);
   2109   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   2110   1.1    bouyer 
   2111  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   2112  1.14     skrll 
   2113   1.3    bouyer 	motg_device_xfer_abort(xfer);
   2114   1.1    bouyer }
   2115   1.1    bouyer 
   2116   1.1    bouyer /* Close a device control pipe */
   2117   1.1    bouyer void
   2118  1.14     skrll motg_device_data_close(struct usbd_pipe *pipe)
   2119   1.1    bouyer {
   2120  1.14     skrll 	struct motg_softc *sc __diagused = MOTG_PIPE2SC(pipe);
   2121  1.14     skrll 	struct motg_pipe *otgpipe = MOTG_PIPE2MPIPE(pipe);
   2122   1.1    bouyer 	struct motg_pipe *otgpipeiter;
   2123   1.1    bouyer 
   2124  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   2125  1.14     skrll 
   2126   1.1    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   2127   1.1    bouyer 	KASSERT(otgpipe->hw_ep->xfer == NULL ||
   2128  1.14     skrll 	    otgpipe->hw_ep->xfer->ux_pipe != pipe);
   2129   1.1    bouyer 
   2130  1.14     skrll 	pipe->up_endpoint->ue_toggle = otgpipe->nexttoggle;
   2131   1.1    bouyer 	SIMPLEQ_FOREACH(otgpipeiter, &otgpipe->hw_ep->ep_pipes, ep_pipe_list) {
   2132   1.1    bouyer 		if (otgpipeiter == otgpipe) {
   2133   1.1    bouyer 			/* remove from list */
   2134   1.1    bouyer 			SIMPLEQ_REMOVE(&otgpipe->hw_ep->ep_pipes, otgpipe,
   2135   1.1    bouyer 			    motg_pipe, ep_pipe_list);
   2136   1.1    bouyer 			otgpipe->hw_ep->refcount--;
   2137   1.1    bouyer 			/* we're done */
   2138   1.1    bouyer 			return;
   2139   1.1    bouyer 		}
   2140   1.1    bouyer 	}
   2141   1.1    bouyer 	panic("motg_device_data_close: not found");
   2142   1.1    bouyer }
   2143   1.1    bouyer 
   2144   1.1    bouyer void
   2145  1.14     skrll motg_device_data_done(struct usbd_xfer *xfer)
   2146   1.1    bouyer {
   2147  1.14     skrll 	struct motg_pipe *otgpipe __diagused = MOTG_PIPE2MPIPE(xfer->ux_pipe);
   2148  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   2149  1.14     skrll 
   2150   1.1    bouyer 	KASSERT(otgpipe->hw_ep->xfer != xfer);
   2151   1.1    bouyer }
   2152   1.1    bouyer 
   2153   1.1    bouyer void
   2154  1.14     skrll motg_device_clear_toggle(struct usbd_pipe *pipe)
   2155   1.1    bouyer {
   2156  1.14     skrll 	struct motg_pipe *otgpipe = MOTG_PIPE2MPIPE(pipe);
   2157   1.1    bouyer 	otgpipe->nexttoggle = 0;
   2158   1.1    bouyer }
   2159   1.3    bouyer 
   2160   1.3    bouyer /* Abort a device control request. */
   2161   1.3    bouyer static void
   2162  1.14     skrll motg_device_xfer_abort(struct usbd_xfer *xfer)
   2163   1.3    bouyer {
   2164   1.3    bouyer 	int wake;
   2165   1.3    bouyer 	uint8_t csr;
   2166  1.14     skrll 	struct motg_softc *sc = MOTG_XFER2SC(xfer);
   2167  1.14     skrll 	struct motg_pipe *otgpipe = MOTG_PIPE2MPIPE(xfer->ux_pipe);
   2168   1.3    bouyer 	KASSERT(mutex_owned(&sc->sc_lock));
   2169   1.3    bouyer 
   2170  1.14     skrll 	MOTGHIST_FUNC(); MOTGHIST_CALLED();
   2171  1.14     skrll 
   2172  1.14     skrll 	if (xfer->ux_hcflags & UXFER_ABORTING) {
   2173  1.14     skrll 		DPRINTF("already aborting", 0, 0, 0, 0);
   2174  1.14     skrll 		xfer->ux_hcflags |= UXFER_ABORTWAIT;
   2175  1.14     skrll 		while (xfer->ux_hcflags & UXFER_ABORTING)
   2176  1.14     skrll 			cv_wait(&xfer->ux_hccv, &sc->sc_lock);
   2177   1.3    bouyer 		return;
   2178   1.3    bouyer 	}
   2179  1.14     skrll 	xfer->ux_hcflags |= UXFER_ABORTING;
   2180   1.3    bouyer 	if (otgpipe->hw_ep->xfer == xfer) {
   2181  1.14     skrll 		KASSERT(xfer->ux_status == USBD_IN_PROGRESS);
   2182   1.3    bouyer 		otgpipe->hw_ep->xfer = NULL;
   2183   1.3    bouyer 		if (otgpipe->hw_ep->ep_number > 0) {
   2184   1.7     skrll 			/* select endpoint */
   2185   1.3    bouyer 			UWRITE1(sc, MUSB2_REG_EPINDEX,
   2186   1.3    bouyer 			    otgpipe->hw_ep->ep_number);
   2187   1.3    bouyer 			if (otgpipe->hw_ep->phase == DATA_OUT) {
   2188   1.3    bouyer 				csr = UREAD1(sc, MUSB2_REG_TXCSRL);
   2189   1.3    bouyer 				while (csr & MUSB2_MASK_CSRL_TXFIFONEMPTY) {
   2190   1.3    bouyer 					csr |= MUSB2_MASK_CSRL_TXFFLUSH;
   2191   1.3    bouyer 					UWRITE1(sc, MUSB2_REG_TXCSRL, csr);
   2192   1.3    bouyer 					csr = UREAD1(sc, MUSB2_REG_TXCSRL);
   2193   1.3    bouyer 				}
   2194   1.3    bouyer 				UWRITE1(sc, MUSB2_REG_TXCSRL, 0);
   2195   1.3    bouyer 			} else if (otgpipe->hw_ep->phase == DATA_IN) {
   2196   1.3    bouyer 				csr = UREAD1(sc, MUSB2_REG_RXCSRL);
   2197   1.3    bouyer 				while (csr & MUSB2_MASK_CSRL_RXPKTRDY) {
   2198   1.3    bouyer 					csr |= MUSB2_MASK_CSRL_RXFFLUSH;
   2199   1.3    bouyer 					UWRITE1(sc, MUSB2_REG_RXCSRL, csr);
   2200   1.3    bouyer 					csr = UREAD1(sc, MUSB2_REG_RXCSRL);
   2201   1.3    bouyer 				}
   2202   1.3    bouyer 				UWRITE1(sc, MUSB2_REG_RXCSRL, 0);
   2203   1.3    bouyer 			}
   2204   1.3    bouyer 			otgpipe->hw_ep->phase = IDLE;
   2205   1.3    bouyer 		}
   2206   1.3    bouyer 	}
   2207  1.14     skrll 	xfer->ux_status = USBD_CANCELLED; /* make software ignore it */
   2208  1.14     skrll 	wake = xfer->ux_hcflags & UXFER_ABORTWAIT;
   2209  1.14     skrll 	xfer->ux_hcflags &= ~(UXFER_ABORTING | UXFER_ABORTWAIT);
   2210   1.3    bouyer 	usb_transfer_complete(xfer);
   2211   1.3    bouyer 	if (wake)
   2212  1.14     skrll 		cv_broadcast(&xfer->ux_hccv);
   2213   1.3    bouyer }
   2214