Home | History | Annotate | Line # | Download | only in usb
uhci.c revision 1.258
      1  1.258     skrll /*	$NetBSD: uhci.c,v 1.258 2013/09/07 16:17:12 skrll Exp $	*/
      2    1.1  augustss 
      3    1.1  augustss /*
      4  1.248       mrg  * Copyright (c) 1998, 2004, 2011, 2012 The NetBSD Foundation, Inc.
      5    1.1  augustss  * All rights reserved.
      6    1.1  augustss  *
      7   1.11  augustss  * This code is derived from software contributed to The NetBSD Foundation
      8  1.113  augustss  * by Lennart Augustsson (lennart (at) augustsson.net) at
      9  1.248       mrg  * Carlstedt Research & Technology, Jared D. McNeill (jmcneill (at) invisible.ca)
     10  1.248       mrg  * and Matthew R. Green (mrg (at) eterna.com.au).
     11    1.1  augustss  *
     12    1.1  augustss  * Redistribution and use in source and binary forms, with or without
     13    1.1  augustss  * modification, are permitted provided that the following conditions
     14    1.1  augustss  * are met:
     15    1.1  augustss  * 1. Redistributions of source code must retain the above copyright
     16    1.1  augustss  *    notice, this list of conditions and the following disclaimer.
     17    1.1  augustss  * 2. Redistributions in binary form must reproduce the above copyright
     18    1.1  augustss  *    notice, this list of conditions and the following disclaimer in the
     19    1.1  augustss  *    documentation and/or other materials provided with the distribution.
     20    1.1  augustss  *
     21    1.1  augustss  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     22    1.1  augustss  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     23    1.1  augustss  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     24    1.1  augustss  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     25    1.1  augustss  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     26    1.1  augustss  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     27    1.1  augustss  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     28    1.1  augustss  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     29    1.1  augustss  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     30    1.1  augustss  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     31    1.1  augustss  * POSSIBILITY OF SUCH DAMAGE.
     32    1.1  augustss  */
     33    1.1  augustss 
     34    1.1  augustss /*
     35    1.1  augustss  * USB Universal Host Controller driver.
     36   1.28  augustss  * Handles e.g. PIIX3 and PIIX4.
     37    1.1  augustss  *
     38  1.229  uebayasi  * UHCI spec: http://www.intel.com/technology/usb/spec.htm
     39  1.229  uebayasi  * USB spec: http://www.usb.org/developers/docs/
     40   1.71  augustss  * PIIXn spec: ftp://download.intel.com/design/intarch/datashts/29055002.pdf
     41   1.71  augustss  *             ftp://download.intel.com/design/intarch/datashts/29056201.pdf
     42    1.1  augustss  */
     43  1.143     lukem 
     44  1.143     lukem #include <sys/cdefs.h>
     45  1.258     skrll __KERNEL_RCSID(0, "$NetBSD: uhci.c,v 1.258 2013/09/07 16:17:12 skrll Exp $");
     46    1.1  augustss 
     47    1.1  augustss #include <sys/param.h>
     48    1.1  augustss #include <sys/systm.h>
     49    1.1  augustss #include <sys/kernel.h>
     50  1.248       mrg #include <sys/kmem.h>
     51    1.1  augustss #include <sys/device.h>
     52   1.67  augustss #include <sys/select.h>
     53  1.183      fvdl #include <sys/extent.h>
     54    1.1  augustss #include <sys/proc.h>
     55    1.1  augustss #include <sys/queue.h>
     56  1.211        ad #include <sys/bus.h>
     57  1.247       mrg #include <sys/cpu.h>
     58    1.1  augustss 
     59   1.39  augustss #include <machine/endian.h>
     60    1.7  augustss 
     61    1.1  augustss #include <dev/usb/usb.h>
     62    1.1  augustss #include <dev/usb/usbdi.h>
     63    1.1  augustss #include <dev/usb/usbdivar.h>
     64    1.7  augustss #include <dev/usb/usb_mem.h>
     65    1.1  augustss #include <dev/usb/usb_quirks.h>
     66    1.1  augustss 
     67    1.1  augustss #include <dev/usb/uhcireg.h>
     68    1.1  augustss #include <dev/usb/uhcivar.h>
     69  1.213  drochner #include <dev/usb/usbroothub_subr.h>
     70    1.1  augustss 
     71  1.125  augustss /* Use bandwidth reclamation for control transfers. Some devices choke on it. */
     72  1.125  augustss /*#define UHCI_CTL_LOOP */
     73  1.125  augustss 
     74   1.13  augustss 
     75   1.37  augustss 
     76   1.67  augustss #ifdef UHCI_DEBUG
     77   1.92  augustss uhci_softc_t *thesc;
     78   1.59  augustss #define DPRINTF(x)	if (uhcidebug) printf x
     79   1.59  augustss #define DPRINTFN(n,x)	if (uhcidebug>(n)) printf x
     80   1.67  augustss int uhcidebug = 0;
     81  1.125  augustss int uhcinoloop = 0;
     82   1.59  augustss #else
     83   1.59  augustss #define DPRINTF(x)
     84   1.59  augustss #define DPRINTFN(n,x)
     85   1.59  augustss #endif
     86   1.59  augustss 
     87   1.39  augustss /*
     88   1.39  augustss  * The UHCI controller is little endian, so on big endian machines
     89  1.181  drochner  * the data stored in memory needs to be swapped.
     90   1.39  augustss  */
     91   1.39  augustss 
     92    1.1  augustss struct uhci_pipe {
     93    1.1  augustss 	struct usbd_pipe pipe;
     94   1.32  augustss 	int nexttoggle;
     95   1.92  augustss 
     96   1.92  augustss 	u_char aborting;
     97   1.92  augustss 	usbd_xfer_handle abortstart, abortend;
     98   1.92  augustss 
     99    1.1  augustss 	/* Info needed for different pipe kinds. */
    100    1.1  augustss 	union {
    101    1.1  augustss 		/* Control pipe */
    102    1.1  augustss 		struct {
    103    1.1  augustss 			uhci_soft_qh_t *sqh;
    104    1.7  augustss 			usb_dma_t reqdma;
    105   1.16  augustss 			uhci_soft_td_t *setup, *stat;
    106    1.1  augustss 			u_int length;
    107    1.1  augustss 		} ctl;
    108    1.1  augustss 		/* Interrupt pipe */
    109    1.1  augustss 		struct {
    110    1.1  augustss 			int npoll;
    111  1.187     skrll 			int isread;
    112    1.1  augustss 			uhci_soft_qh_t **qhs;
    113    1.1  augustss 		} intr;
    114    1.1  augustss 		/* Bulk pipe */
    115    1.1  augustss 		struct {
    116    1.1  augustss 			uhci_soft_qh_t *sqh;
    117    1.1  augustss 			u_int length;
    118    1.1  augustss 			int isread;
    119    1.1  augustss 		} bulk;
    120   1.16  augustss 		/* Iso pipe */
    121   1.16  augustss 		struct iso {
    122   1.16  augustss 			uhci_soft_td_t **stds;
    123   1.48  augustss 			int next, inuse;
    124   1.16  augustss 		} iso;
    125    1.1  augustss 	} u;
    126    1.1  augustss };
    127    1.1  augustss 
    128  1.142  augustss Static void		uhci_globalreset(uhci_softc_t *);
    129  1.166   dsainty Static usbd_status	uhci_portreset(uhci_softc_t*, int);
    130  1.142  augustss Static void		uhci_reset(uhci_softc_t *);
    131  1.249  drochner Static usbd_status	uhci_run(uhci_softc_t *, int run, int locked);
    132  1.123  augustss Static uhci_soft_td_t  *uhci_alloc_std(uhci_softc_t *);
    133  1.119  augustss Static void		uhci_free_std(uhci_softc_t *, uhci_soft_td_t *);
    134  1.123  augustss Static uhci_soft_qh_t  *uhci_alloc_sqh(uhci_softc_t *);
    135  1.119  augustss Static void		uhci_free_sqh(uhci_softc_t *, uhci_soft_qh_t *);
    136   1.16  augustss #if 0
    137  1.119  augustss Static void		uhci_enter_ctl_q(uhci_softc_t *, uhci_soft_qh_t *,
    138  1.119  augustss 					 uhci_intr_info_t *);
    139  1.119  augustss Static void		uhci_exit_ctl_q(uhci_softc_t *, uhci_soft_qh_t *);
    140   1.16  augustss #endif
    141    1.1  augustss 
    142  1.152  augustss Static void		uhci_free_std_chain(uhci_softc_t *,
    143  1.119  augustss 					    uhci_soft_td_t *, uhci_soft_td_t *);
    144  1.119  augustss Static usbd_status	uhci_alloc_std_chain(struct uhci_pipe *,
    145  1.152  augustss 			    uhci_softc_t *, int, int, u_int16_t, usb_dma_t *,
    146  1.119  augustss 			    uhci_soft_td_t **, uhci_soft_td_t **);
    147  1.119  augustss Static void		uhci_poll_hub(void *);
    148  1.119  augustss Static void		uhci_waitintr(uhci_softc_t *, usbd_xfer_handle);
    149  1.119  augustss Static void		uhci_check_intr(uhci_softc_t *, uhci_intr_info_t *);
    150  1.119  augustss Static void		uhci_idone(uhci_intr_info_t *);
    151  1.119  augustss 
    152  1.119  augustss Static void		uhci_abort_xfer(usbd_xfer_handle, usbd_status status);
    153  1.119  augustss 
    154  1.119  augustss Static void		uhci_timeout(void *);
    155  1.153  augustss Static void		uhci_timeout_task(void *);
    156  1.123  augustss Static void		uhci_add_ls_ctrl(uhci_softc_t *, uhci_soft_qh_t *);
    157  1.123  augustss Static void		uhci_add_hs_ctrl(uhci_softc_t *, uhci_soft_qh_t *);
    158  1.119  augustss Static void		uhci_add_bulk(uhci_softc_t *, uhci_soft_qh_t *);
    159  1.123  augustss Static void		uhci_remove_ls_ctrl(uhci_softc_t *,uhci_soft_qh_t *);
    160  1.123  augustss Static void		uhci_remove_hs_ctrl(uhci_softc_t *,uhci_soft_qh_t *);
    161  1.119  augustss Static void		uhci_remove_bulk(uhci_softc_t *,uhci_soft_qh_t *);
    162  1.123  augustss Static void		uhci_add_loop(uhci_softc_t *sc);
    163  1.123  augustss Static void		uhci_rem_loop(uhci_softc_t *sc);
    164  1.119  augustss 
    165  1.119  augustss Static usbd_status	uhci_setup_isoc(usbd_pipe_handle pipe);
    166  1.119  augustss Static void		uhci_device_isoc_enter(usbd_xfer_handle);
    167  1.119  augustss 
    168  1.119  augustss Static usbd_status	uhci_allocm(struct usbd_bus *, usb_dma_t *, u_int32_t);
    169  1.119  augustss Static void		uhci_freem(struct usbd_bus *, usb_dma_t *);
    170  1.119  augustss 
    171  1.119  augustss Static usbd_xfer_handle	uhci_allocx(struct usbd_bus *);
    172  1.119  augustss Static void		uhci_freex(struct usbd_bus *, usbd_xfer_handle);
    173  1.248       mrg Static void		uhci_get_lock(struct usbd_bus *, kmutex_t **);
    174  1.119  augustss 
    175  1.119  augustss Static usbd_status	uhci_device_ctrl_transfer(usbd_xfer_handle);
    176  1.119  augustss Static usbd_status	uhci_device_ctrl_start(usbd_xfer_handle);
    177  1.119  augustss Static void		uhci_device_ctrl_abort(usbd_xfer_handle);
    178  1.119  augustss Static void		uhci_device_ctrl_close(usbd_pipe_handle);
    179  1.119  augustss Static void		uhci_device_ctrl_done(usbd_xfer_handle);
    180  1.119  augustss 
    181  1.119  augustss Static usbd_status	uhci_device_intr_transfer(usbd_xfer_handle);
    182  1.119  augustss Static usbd_status	uhci_device_intr_start(usbd_xfer_handle);
    183  1.119  augustss Static void		uhci_device_intr_abort(usbd_xfer_handle);
    184  1.119  augustss Static void		uhci_device_intr_close(usbd_pipe_handle);
    185  1.119  augustss Static void		uhci_device_intr_done(usbd_xfer_handle);
    186  1.119  augustss 
    187  1.119  augustss Static usbd_status	uhci_device_bulk_transfer(usbd_xfer_handle);
    188  1.119  augustss Static usbd_status	uhci_device_bulk_start(usbd_xfer_handle);
    189  1.119  augustss Static void		uhci_device_bulk_abort(usbd_xfer_handle);
    190  1.119  augustss Static void		uhci_device_bulk_close(usbd_pipe_handle);
    191  1.119  augustss Static void		uhci_device_bulk_done(usbd_xfer_handle);
    192  1.119  augustss 
    193  1.119  augustss Static usbd_status	uhci_device_isoc_transfer(usbd_xfer_handle);
    194  1.119  augustss Static usbd_status	uhci_device_isoc_start(usbd_xfer_handle);
    195  1.119  augustss Static void		uhci_device_isoc_abort(usbd_xfer_handle);
    196  1.119  augustss Static void		uhci_device_isoc_close(usbd_pipe_handle);
    197  1.119  augustss Static void		uhci_device_isoc_done(usbd_xfer_handle);
    198  1.119  augustss 
    199  1.119  augustss Static usbd_status	uhci_root_ctrl_transfer(usbd_xfer_handle);
    200  1.119  augustss Static usbd_status	uhci_root_ctrl_start(usbd_xfer_handle);
    201  1.119  augustss Static void		uhci_root_ctrl_abort(usbd_xfer_handle);
    202  1.119  augustss Static void		uhci_root_ctrl_close(usbd_pipe_handle);
    203  1.119  augustss Static void		uhci_root_ctrl_done(usbd_xfer_handle);
    204  1.119  augustss 
    205  1.119  augustss Static usbd_status	uhci_root_intr_transfer(usbd_xfer_handle);
    206  1.119  augustss Static usbd_status	uhci_root_intr_start(usbd_xfer_handle);
    207  1.119  augustss Static void		uhci_root_intr_abort(usbd_xfer_handle);
    208  1.119  augustss Static void		uhci_root_intr_close(usbd_pipe_handle);
    209  1.119  augustss Static void		uhci_root_intr_done(usbd_xfer_handle);
    210  1.119  augustss 
    211  1.119  augustss Static usbd_status	uhci_open(usbd_pipe_handle);
    212  1.119  augustss Static void		uhci_poll(struct usbd_bus *);
    213  1.133  augustss Static void		uhci_softintr(void *);
    214  1.119  augustss 
    215  1.119  augustss Static usbd_status	uhci_device_request(usbd_xfer_handle xfer);
    216  1.119  augustss 
    217  1.119  augustss Static void		uhci_add_intr(uhci_softc_t *, uhci_soft_qh_t *);
    218  1.158  augustss Static void		uhci_remove_intr(uhci_softc_t *, uhci_soft_qh_t *);
    219  1.152  augustss Static usbd_status	uhci_device_setintr(uhci_softc_t *sc,
    220  1.119  augustss 			    struct uhci_pipe *pipe, int ival);
    221  1.119  augustss 
    222  1.119  augustss Static void		uhci_device_clear_toggle(usbd_pipe_handle pipe);
    223  1.119  augustss Static void		uhci_noop(usbd_pipe_handle pipe);
    224  1.119  augustss 
    225  1.240  jakllsch static inline uhci_soft_qh_t *uhci_find_prev_qh(uhci_soft_qh_t *,
    226  1.119  augustss 						    uhci_soft_qh_t *);
    227  1.119  augustss 
    228  1.119  augustss #ifdef UHCI_DEBUG
    229  1.119  augustss Static void		uhci_dump_all(uhci_softc_t *);
    230  1.119  augustss Static void		uhci_dumpregs(uhci_softc_t *);
    231  1.119  augustss Static void		uhci_dump_qhs(uhci_soft_qh_t *);
    232  1.119  augustss Static void		uhci_dump_qh(uhci_soft_qh_t *);
    233  1.119  augustss Static void		uhci_dump_tds(uhci_soft_td_t *);
    234  1.119  augustss Static void		uhci_dump_td(uhci_soft_td_t *);
    235  1.119  augustss Static void		uhci_dump_ii(uhci_intr_info_t *ii);
    236  1.119  augustss void			uhci_dump(void);
    237    1.1  augustss #endif
    238    1.1  augustss 
    239  1.112  augustss #define UBARR(sc) bus_space_barrier((sc)->iot, (sc)->ioh, 0, (sc)->sc_size, \
    240  1.112  augustss 			BUS_SPACE_BARRIER_READ|BUS_SPACE_BARRIER_WRITE)
    241  1.112  augustss #define UWRITE1(sc, r, x) \
    242  1.165   dsainty  do { UBARR(sc); bus_space_write_1((sc)->iot, (sc)->ioh, (r), (x)); \
    243  1.165   dsainty  } while (/*CONSTCOND*/0)
    244  1.112  augustss #define UWRITE2(sc, r, x) \
    245  1.165   dsainty  do { UBARR(sc); bus_space_write_2((sc)->iot, (sc)->ioh, (r), (x)); \
    246  1.165   dsainty  } while (/*CONSTCOND*/0)
    247  1.112  augustss #define UWRITE4(sc, r, x) \
    248  1.165   dsainty  do { UBARR(sc); bus_space_write_4((sc)->iot, (sc)->ioh, (r), (x)); \
    249  1.165   dsainty  } while (/*CONSTCOND*/0)
    250  1.196       mrg static __inline uint8_t
    251  1.196       mrg UREAD1(uhci_softc_t *sc, bus_size_t r)
    252  1.196       mrg {
    253  1.196       mrg 
    254  1.196       mrg 	UBARR(sc);
    255  1.196       mrg 	return bus_space_read_1(sc->iot, sc->ioh, r);
    256  1.196       mrg }
    257  1.196       mrg 
    258  1.196       mrg static __inline uint16_t
    259  1.196       mrg UREAD2(uhci_softc_t *sc, bus_size_t r)
    260  1.196       mrg {
    261  1.196       mrg 
    262  1.196       mrg 	UBARR(sc);
    263  1.196       mrg 	return bus_space_read_2(sc->iot, sc->ioh, r);
    264  1.196       mrg }
    265  1.196       mrg 
    266  1.196       mrg static __inline uint32_t
    267  1.196       mrg UREAD4(uhci_softc_t *sc, bus_size_t r)
    268  1.196       mrg {
    269  1.196       mrg 
    270  1.196       mrg 	UBARR(sc);
    271  1.196       mrg 	return bus_space_read_4(sc->iot, sc->ioh, r);
    272  1.196       mrg }
    273    1.1  augustss 
    274    1.1  augustss #define UHCICMD(sc, cmd) UWRITE2(sc, UHCI_CMD, cmd)
    275    1.1  augustss #define UHCISTS(sc) UREAD2(sc, UHCI_STS)
    276    1.1  augustss 
    277  1.142  augustss #define UHCI_RESET_TIMEOUT 100	/* ms, reset timeout */
    278    1.1  augustss 
    279    1.1  augustss #define UHCI_CURFRAME(sc) (UREAD2(sc, UHCI_FRNUM) & UHCI_FRNUM_MASK)
    280    1.1  augustss 
    281    1.1  augustss #define UHCI_INTR_ENDPT 1
    282    1.1  augustss 
    283  1.208  drochner const struct usbd_bus_methods uhci_bus_methods = {
    284  1.245       mrg 	.open_pipe =	uhci_open,
    285  1.245       mrg 	.soft_intr =	uhci_softintr,
    286  1.245       mrg 	.do_poll =	uhci_poll,
    287  1.245       mrg 	.allocm =	uhci_allocm,
    288  1.245       mrg 	.freem =	uhci_freem,
    289  1.245       mrg 	.allocx =	uhci_allocx,
    290  1.245       mrg 	.freex =	uhci_freex,
    291  1.248       mrg 	.get_lock =	uhci_get_lock,
    292   1.48  augustss };
    293   1.48  augustss 
    294  1.208  drochner const struct usbd_pipe_methods uhci_root_ctrl_methods = {
    295  1.245       mrg 	.transfer =	uhci_root_ctrl_transfer,
    296  1.245       mrg 	.start =	uhci_root_ctrl_start,
    297  1.245       mrg 	.abort =	uhci_root_ctrl_abort,
    298  1.245       mrg 	.close =	uhci_root_ctrl_close,
    299  1.245       mrg 	.cleartoggle =	uhci_noop,
    300  1.245       mrg 	.done =		uhci_root_ctrl_done,
    301    1.1  augustss };
    302    1.1  augustss 
    303  1.208  drochner const struct usbd_pipe_methods uhci_root_intr_methods = {
    304  1.245       mrg 	.transfer =	uhci_root_intr_transfer,
    305  1.245       mrg 	.start =	uhci_root_intr_start,
    306  1.245       mrg 	.abort =	uhci_root_intr_abort,
    307  1.245       mrg 	.close =	uhci_root_intr_close,
    308  1.245       mrg 	.cleartoggle =	uhci_noop,
    309  1.245       mrg 	.done =		uhci_root_intr_done,
    310    1.1  augustss };
    311    1.1  augustss 
    312  1.208  drochner const struct usbd_pipe_methods uhci_device_ctrl_methods = {
    313  1.245       mrg 	.transfer =	uhci_device_ctrl_transfer,
    314  1.245       mrg 	.start =	uhci_device_ctrl_start,
    315  1.245       mrg 	.abort =	uhci_device_ctrl_abort,
    316  1.245       mrg 	.close =	uhci_device_ctrl_close,
    317  1.245       mrg 	.cleartoggle =	uhci_noop,
    318  1.245       mrg 	.done =		uhci_device_ctrl_done,
    319    1.1  augustss };
    320    1.1  augustss 
    321  1.208  drochner const struct usbd_pipe_methods uhci_device_intr_methods = {
    322  1.245       mrg 	.transfer =	uhci_device_intr_transfer,
    323  1.245       mrg 	.start =	uhci_device_intr_start,
    324  1.245       mrg 	.abort =	uhci_device_intr_abort,
    325  1.245       mrg 	.close =	uhci_device_intr_close,
    326  1.245       mrg 	.cleartoggle =	uhci_device_clear_toggle,
    327  1.245       mrg 	.done =		uhci_device_intr_done,
    328    1.1  augustss };
    329    1.1  augustss 
    330  1.208  drochner const struct usbd_pipe_methods uhci_device_bulk_methods = {
    331  1.245       mrg 	.transfer =	uhci_device_bulk_transfer,
    332  1.245       mrg 	.start =	uhci_device_bulk_start,
    333  1.245       mrg 	.abort =	uhci_device_bulk_abort,
    334  1.245       mrg 	.close =	uhci_device_bulk_close,
    335  1.245       mrg 	.cleartoggle =	uhci_device_clear_toggle,
    336  1.245       mrg 	.done =		uhci_device_bulk_done,
    337    1.1  augustss };
    338    1.1  augustss 
    339  1.208  drochner const struct usbd_pipe_methods uhci_device_isoc_methods = {
    340  1.245       mrg 	.transfer =	uhci_device_isoc_transfer,
    341  1.245       mrg 	.start =	uhci_device_isoc_start,
    342  1.245       mrg 	.abort =	uhci_device_isoc_abort,
    343  1.245       mrg 	.close =	uhci_device_isoc_close,
    344  1.245       mrg 	.cleartoggle =	uhci_noop,
    345  1.245       mrg 	.done =		uhci_device_isoc_done,
    346   1.16  augustss };
    347   1.16  augustss 
    348   1.92  augustss #define uhci_add_intr_info(sc, ii) \
    349  1.169  augustss 	LIST_INSERT_HEAD(&(sc)->sc_intrhead, (ii), list)
    350   1.92  augustss #define uhci_del_intr_info(ii) \
    351  1.169  augustss 	do { \
    352  1.169  augustss 		LIST_REMOVE((ii), list); \
    353  1.169  augustss 		(ii)->list.le_prev = NULL; \
    354  1.169  augustss 	} while (0)
    355  1.169  augustss #define uhci_active_intr_info(ii) ((ii)->list.le_prev != NULL)
    356   1.92  augustss 
    357  1.240  jakllsch static inline uhci_soft_qh_t *
    358  1.119  augustss uhci_find_prev_qh(uhci_soft_qh_t *pqh, uhci_soft_qh_t *sqh)
    359   1.92  augustss {
    360   1.92  augustss 	DPRINTFN(15,("uhci_find_prev_qh: pqh=%p sqh=%p\n", pqh, sqh));
    361   1.92  augustss 
    362   1.92  augustss 	for (; pqh->hlink != sqh; pqh = pqh->hlink) {
    363  1.152  augustss #if defined(DIAGNOSTIC) || defined(UHCI_DEBUG)
    364  1.223    bouyer 		usb_syncmem(&pqh->dma,
    365  1.223    bouyer 		    pqh->offs + offsetof(uhci_qh_t, qh_hlink),
    366  1.223    bouyer 		    sizeof(pqh->qh.qh_hlink),
    367  1.223    bouyer 		    BUS_DMASYNC_POSTWRITE);
    368   1.92  augustss 		if (le32toh(pqh->qh.qh_hlink) & UHCI_PTR_T) {
    369  1.102  augustss 			printf("uhci_find_prev_qh: QH not found\n");
    370   1.92  augustss 			return (NULL);
    371   1.92  augustss 		}
    372   1.92  augustss #endif
    373   1.92  augustss 	}
    374   1.92  augustss 	return (pqh);
    375   1.92  augustss }
    376   1.92  augustss 
    377    1.1  augustss void
    378  1.142  augustss uhci_globalreset(uhci_softc_t *sc)
    379    1.1  augustss {
    380    1.1  augustss 	UHCICMD(sc, UHCI_CMD_GRESET);	/* global reset */
    381   1.20  augustss 	usb_delay_ms(&sc->sc_bus, USB_BUS_RESET_DELAY); /* wait a little */
    382    1.1  augustss 	UHCICMD(sc, 0);			/* do nothing */
    383    1.1  augustss }
    384    1.1  augustss 
    385    1.1  augustss usbd_status
    386  1.119  augustss uhci_init(uhci_softc_t *sc)
    387    1.1  augustss {
    388   1.63  augustss 	usbd_status err;
    389    1.1  augustss 	int i, j;
    390  1.123  augustss 	uhci_soft_qh_t *clsqh, *chsqh, *bsqh, *sqh, *lsqh;
    391    1.1  augustss 	uhci_soft_td_t *std;
    392    1.1  augustss 
    393    1.1  augustss 	DPRINTFN(1,("uhci_init: start\n"));
    394    1.1  augustss 
    395   1.67  augustss #ifdef UHCI_DEBUG
    396   1.92  augustss 	thesc = sc;
    397   1.92  augustss 
    398    1.1  augustss 	if (uhcidebug > 2)
    399    1.1  augustss 		uhci_dumpregs(sc);
    400    1.1  augustss #endif
    401    1.1  augustss 
    402  1.219  jmcneill 	sc->sc_suspend = PWR_RESUME;
    403  1.219  jmcneill 
    404    1.1  augustss 	UWRITE2(sc, UHCI_INTR, 0);		/* disable interrupts */
    405  1.142  augustss 	uhci_globalreset(sc);			/* reset the controller */
    406  1.142  augustss 	uhci_reset(sc);
    407   1.24  augustss 
    408  1.218  drochner 	usb_setup_reserve(sc->sc_dev, &sc->sc_dma_reserve, sc->sc_bus.dmatag,
    409  1.183      fvdl 	    USB_MEM_RESERVE);
    410  1.183      fvdl 
    411    1.1  augustss 	/* Allocate and initialize real frame array. */
    412  1.152  augustss 	err = usb_allocmem(&sc->sc_bus,
    413   1.63  augustss 		  UHCI_FRAMELIST_COUNT * sizeof(uhci_physaddr_t),
    414   1.63  augustss 		  UHCI_FRAMELIST_ALIGN, &sc->sc_dma);
    415   1.63  augustss 	if (err)
    416   1.63  augustss 		return (err);
    417  1.159  augustss 	sc->sc_pframes = KERNADDR(&sc->sc_dma, 0);
    418    1.1  augustss 	UWRITE2(sc, UHCI_FRNUM, 0);		/* set frame number to 0 */
    419  1.160  augustss 	UWRITE4(sc, UHCI_FLBASEADDR, DMAADDR(&sc->sc_dma, 0)); /* set frame list*/
    420    1.1  augustss 
    421  1.152  augustss 	/*
    422  1.123  augustss 	 * Allocate a TD, inactive, that hangs from the last QH.
    423  1.123  augustss 	 * This is to avoid a bug in the PIIX that makes it run berserk
    424  1.123  augustss 	 * otherwise.
    425  1.123  augustss 	 */
    426  1.123  augustss 	std = uhci_alloc_std(sc);
    427  1.123  augustss 	if (std == NULL)
    428  1.123  augustss 		return (USBD_NOMEM);
    429  1.123  augustss 	std->link.std = NULL;
    430  1.123  augustss 	std->td.td_link = htole32(UHCI_PTR_T);
    431  1.123  augustss 	std->td.td_status = htole32(0); /* inactive */
    432  1.123  augustss 	std->td.td_token = htole32(0);
    433  1.123  augustss 	std->td.td_buffer = htole32(0);
    434  1.223    bouyer 	usb_syncmem(&std->dma, std->offs, sizeof(std->td),
    435  1.223    bouyer 	    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
    436  1.123  augustss 
    437  1.123  augustss 	/* Allocate the dummy QH marking the end and used for looping the QHs.*/
    438  1.123  augustss 	lsqh = uhci_alloc_sqh(sc);
    439  1.123  augustss 	if (lsqh == NULL)
    440  1.123  augustss 		return (USBD_NOMEM);
    441  1.123  augustss 	lsqh->hlink = NULL;
    442  1.123  augustss 	lsqh->qh.qh_hlink = htole32(UHCI_PTR_T);	/* end of QH chain */
    443  1.123  augustss 	lsqh->elink = std;
    444  1.123  augustss 	lsqh->qh.qh_elink = htole32(std->physaddr | UHCI_PTR_TD);
    445  1.123  augustss 	sc->sc_last_qh = lsqh;
    446  1.223    bouyer 	usb_syncmem(&lsqh->dma, lsqh->offs, sizeof(lsqh->qh),
    447  1.223    bouyer 	    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
    448  1.123  augustss 
    449    1.1  augustss 	/* Allocate the dummy QH where bulk traffic will be queued. */
    450    1.1  augustss 	bsqh = uhci_alloc_sqh(sc);
    451   1.63  augustss 	if (bsqh == NULL)
    452    1.1  augustss 		return (USBD_NOMEM);
    453  1.123  augustss 	bsqh->hlink = lsqh;
    454  1.123  augustss 	bsqh->qh.qh_hlink = htole32(lsqh->physaddr | UHCI_PTR_QH);
    455  1.121  augustss 	bsqh->elink = NULL;
    456   1.88   tsutsui 	bsqh->qh.qh_elink = htole32(UHCI_PTR_T);
    457    1.1  augustss 	sc->sc_bulk_start = sc->sc_bulk_end = bsqh;
    458  1.223    bouyer 	usb_syncmem(&bsqh->dma, bsqh->offs, sizeof(bsqh->qh),
    459  1.223    bouyer 	    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
    460    1.1  augustss 
    461  1.123  augustss 	/* Allocate dummy QH where high speed control traffic will be queued. */
    462  1.123  augustss 	chsqh = uhci_alloc_sqh(sc);
    463  1.123  augustss 	if (chsqh == NULL)
    464  1.123  augustss 		return (USBD_NOMEM);
    465  1.123  augustss 	chsqh->hlink = bsqh;
    466  1.123  augustss 	chsqh->qh.qh_hlink = htole32(bsqh->physaddr | UHCI_PTR_QH);
    467  1.123  augustss 	chsqh->elink = NULL;
    468  1.123  augustss 	chsqh->qh.qh_elink = htole32(UHCI_PTR_T);
    469  1.123  augustss 	sc->sc_hctl_start = sc->sc_hctl_end = chsqh;
    470  1.223    bouyer 	usb_syncmem(&chsqh->dma, chsqh->offs, sizeof(chsqh->qh),
    471  1.223    bouyer 	    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
    472  1.123  augustss 
    473  1.123  augustss 	/* Allocate dummy QH where control traffic will be queued. */
    474  1.123  augustss 	clsqh = uhci_alloc_sqh(sc);
    475  1.123  augustss 	if (clsqh == NULL)
    476    1.1  augustss 		return (USBD_NOMEM);
    477  1.220    bouyer 	clsqh->hlink = chsqh;
    478  1.123  augustss 	clsqh->qh.qh_hlink = htole32(chsqh->physaddr | UHCI_PTR_QH);
    479  1.123  augustss 	clsqh->elink = NULL;
    480  1.123  augustss 	clsqh->qh.qh_elink = htole32(UHCI_PTR_T);
    481  1.123  augustss 	sc->sc_lctl_start = sc->sc_lctl_end = clsqh;
    482  1.223    bouyer 	usb_syncmem(&clsqh->dma, clsqh->offs, sizeof(clsqh->qh),
    483  1.223    bouyer 	    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
    484    1.1  augustss 
    485  1.152  augustss 	/*
    486    1.1  augustss 	 * Make all (virtual) frame list pointers point to the interrupt
    487    1.1  augustss 	 * queue heads and the interrupt queue heads at the control
    488    1.1  augustss 	 * queue head and point the physical frame list to the virtual.
    489    1.1  augustss 	 */
    490    1.1  augustss 	for(i = 0; i < UHCI_VFRAMELIST_COUNT; i++) {
    491    1.1  augustss 		std = uhci_alloc_std(sc);
    492    1.1  augustss 		sqh = uhci_alloc_sqh(sc);
    493   1.67  augustss 		if (std == NULL || sqh == NULL)
    494   1.13  augustss 			return (USBD_NOMEM);
    495   1.42  augustss 		std->link.sqh = sqh;
    496  1.121  augustss 		std->td.td_link = htole32(sqh->physaddr | UHCI_PTR_QH);
    497   1.88   tsutsui 		std->td.td_status = htole32(UHCI_TD_IOS); /* iso, inactive */
    498   1.88   tsutsui 		std->td.td_token = htole32(0);
    499   1.88   tsutsui 		std->td.td_buffer = htole32(0);
    500  1.223    bouyer 		usb_syncmem(&std->dma, std->offs, sizeof(std->td),
    501  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
    502  1.123  augustss 		sqh->hlink = clsqh;
    503  1.123  augustss 		sqh->qh.qh_hlink = htole32(clsqh->physaddr | UHCI_PTR_QH);
    504  1.121  augustss 		sqh->elink = NULL;
    505   1.88   tsutsui 		sqh->qh.qh_elink = htole32(UHCI_PTR_T);
    506  1.223    bouyer 		usb_syncmem(&sqh->dma, sqh->offs, sizeof(sqh->qh),
    507  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
    508    1.1  augustss 		sc->sc_vframes[i].htd = std;
    509    1.1  augustss 		sc->sc_vframes[i].etd = std;
    510    1.1  augustss 		sc->sc_vframes[i].hqh = sqh;
    511    1.1  augustss 		sc->sc_vframes[i].eqh = sqh;
    512  1.152  augustss 		for (j = i;
    513  1.152  augustss 		     j < UHCI_FRAMELIST_COUNT;
    514    1.1  augustss 		     j += UHCI_VFRAMELIST_COUNT)
    515   1.88   tsutsui 			sc->sc_pframes[j] = htole32(std->physaddr);
    516    1.1  augustss 	}
    517  1.223    bouyer 	usb_syncmem(&sc->sc_dma, 0,
    518  1.223    bouyer 	    UHCI_FRAMELIST_COUNT * sizeof(uhci_physaddr_t),
    519  1.223    bouyer 	    BUS_DMASYNC_PREWRITE);
    520  1.223    bouyer 
    521    1.1  augustss 
    522    1.1  augustss 	LIST_INIT(&sc->sc_intrhead);
    523    1.1  augustss 
    524  1.253  christos 	sc->sc_xferpool = pool_cache_init(sizeof(struct uhci_xfer), 0, 0, 0,
    525  1.253  christos 	    "uhcixfer", NULL, IPL_USB, NULL, NULL, NULL);
    526   1.76  augustss 
    527  1.248       mrg 	callout_init(&sc->sc_poll_handle, CALLOUT_MPSAFE);
    528  1.248       mrg 
    529  1.248       mrg 	mutex_init(&sc->sc_lock, MUTEX_DEFAULT, IPL_SOFTUSB);
    530  1.248       mrg 	mutex_init(&sc->sc_intr_lock, MUTEX_DEFAULT, IPL_SCHED);
    531  1.248       mrg 	cv_init(&sc->sc_softwake_cv, "uhciab");
    532   1.96  augustss 
    533    1.1  augustss 	/* Set up the bus struct. */
    534   1.48  augustss 	sc->sc_bus.methods = &uhci_bus_methods;
    535    1.1  augustss 	sc->sc_bus.pipe_size = sizeof(struct uhci_pipe);
    536    1.1  augustss 
    537  1.190  augustss 	UHCICMD(sc, UHCI_CMD_MAXP); /* Assume 64 byte packets at frame end */
    538  1.190  augustss 
    539    1.1  augustss 	DPRINTFN(1,("uhci_init: enabling\n"));
    540  1.225    bouyer 
    541  1.249  drochner 	err =  uhci_run(sc, 1, 0);		/* and here we go... */
    542  1.152  augustss 	UWRITE2(sc, UHCI_INTR, UHCI_INTR_TOCRCIE | UHCI_INTR_RIE |
    543    1.1  augustss 		UHCI_INTR_IOCE | UHCI_INTR_SPIE);	/* enable interrupts */
    544  1.225    bouyer 	return err;
    545   1.53  augustss }
    546   1.53  augustss 
    547   1.53  augustss int
    548  1.215    dyoung uhci_activate(device_t self, enum devact act)
    549   1.53  augustss {
    550  1.215    dyoung 	struct uhci_softc *sc = device_private(self);
    551   1.53  augustss 
    552   1.53  augustss 	switch (act) {
    553   1.53  augustss 	case DVACT_DEACTIVATE:
    554  1.210  kiyohara 		sc->sc_dying = 1;
    555  1.230    dyoung 		return 0;
    556  1.230    dyoung 	default:
    557  1.230    dyoung 		return EOPNOTSUPP;
    558   1.53  augustss 	}
    559   1.53  augustss }
    560   1.53  augustss 
    561  1.215    dyoung void
    562  1.215    dyoung uhci_childdet(device_t self, device_t child)
    563  1.215    dyoung {
    564  1.215    dyoung 	struct uhci_softc *sc = device_private(self);
    565  1.215    dyoung 
    566  1.215    dyoung 	KASSERT(sc->sc_child == child);
    567  1.215    dyoung 	sc->sc_child = NULL;
    568  1.215    dyoung }
    569  1.215    dyoung 
    570   1.53  augustss int
    571  1.119  augustss uhci_detach(struct uhci_softc *sc, int flags)
    572   1.53  augustss {
    573   1.53  augustss 	int rv = 0;
    574   1.53  augustss 
    575   1.53  augustss 	if (sc->sc_child != NULL)
    576   1.53  augustss 		rv = config_detach(sc->sc_child, flags);
    577  1.152  augustss 
    578   1.53  augustss 	if (rv != 0)
    579   1.53  augustss 		return (rv);
    580   1.53  augustss 
    581  1.226        ad 	callout_halt(&sc->sc_poll_handle, NULL);
    582  1.226        ad 	callout_destroy(&sc->sc_poll_handle);
    583  1.226        ad 
    584  1.248       mrg 	cv_destroy(&sc->sc_softwake_cv);
    585  1.248       mrg 
    586  1.248       mrg 	mutex_destroy(&sc->sc_lock);
    587  1.248       mrg 	mutex_destroy(&sc->sc_intr_lock);
    588  1.248       mrg 
    589  1.254  christos 	pool_cache_destroy(sc->sc_xferpool);
    590  1.254  christos 
    591   1.76  augustss 	/* XXX free other data structures XXX */
    592   1.53  augustss 
    593   1.53  augustss 	return (rv);
    594    1.1  augustss }
    595    1.1  augustss 
    596   1.48  augustss usbd_status
    597  1.119  augustss uhci_allocm(struct usbd_bus *bus, usb_dma_t *dma, u_int32_t size)
    598   1.48  augustss {
    599  1.216  drochner 	struct uhci_softc *sc = bus->hci_private;
    600  1.183      fvdl 	usbd_status status;
    601  1.102  augustss 	u_int32_t n;
    602  1.102  augustss 
    603  1.152  augustss 	/*
    604  1.102  augustss 	 * XXX
    605  1.102  augustss 	 * Since we are allocating a buffer we can assume that we will
    606  1.148  augustss 	 * need TDs for it.  Since we don't want to allocate those from
    607  1.102  augustss 	 * an interrupt context, we allocate them here and free them again.
    608  1.102  augustss 	 * This is no guarantee that we'll get the TDs next time...
    609  1.102  augustss 	 */
    610  1.102  augustss 	n = size / 8;
    611  1.102  augustss 	if (n > 16) {
    612  1.102  augustss 		u_int32_t i;
    613  1.102  augustss 		uhci_soft_td_t **stds;
    614  1.248       mrg 
    615  1.102  augustss 		DPRINTF(("uhci_allocm: get %d TDs\n", n));
    616  1.248       mrg 		stds = kmem_alloc(sizeof(uhci_soft_td_t *) * n, KM_SLEEP);
    617  1.248       mrg 		if (!stds)
    618  1.248       mrg 			return USBD_NOMEM;
    619  1.248       mrg 		for(i = 0; i < n; i++)
    620  1.102  augustss 			stds[i] = uhci_alloc_std(sc);
    621  1.248       mrg 		for(i = 0; i < n; i++)
    622  1.102  augustss 			if (stds[i] != NULL)
    623  1.102  augustss 				uhci_free_std(sc, stds[i]);
    624  1.248       mrg 		kmem_free(stds, sizeof(uhci_soft_td_t *) * n);
    625  1.102  augustss 	}
    626  1.102  augustss 
    627  1.183      fvdl 	status = usb_allocmem(&sc->sc_bus, size, 0, dma);
    628  1.183      fvdl 	if (status == USBD_NOMEM)
    629  1.183      fvdl 		status = usb_reserve_allocm(&sc->sc_dma_reserve, dma, size);
    630  1.183      fvdl 	return status;
    631   1.48  augustss }
    632   1.48  augustss 
    633   1.48  augustss void
    634  1.119  augustss uhci_freem(struct usbd_bus *bus, usb_dma_t *dma)
    635   1.48  augustss {
    636  1.183      fvdl 	if (dma->block->flags & USB_DMA_RESERVE) {
    637  1.183      fvdl 		usb_reserve_freem(&((struct uhci_softc *)bus)->sc_dma_reserve,
    638  1.183      fvdl 		    dma);
    639  1.183      fvdl 		return;
    640  1.183      fvdl 	}
    641   1.63  augustss 	usb_freemem(&((struct uhci_softc *)bus)->sc_bus, dma);
    642   1.76  augustss }
    643   1.76  augustss 
    644   1.76  augustss usbd_xfer_handle
    645  1.119  augustss uhci_allocx(struct usbd_bus *bus)
    646   1.76  augustss {
    647  1.216  drochner 	struct uhci_softc *sc = bus->hci_private;
    648   1.76  augustss 	usbd_xfer_handle xfer;
    649   1.76  augustss 
    650  1.253  christos 	xfer = pool_cache_get(sc->sc_xferpool, PR_NOWAIT);
    651   1.92  augustss 	if (xfer != NULL) {
    652  1.253  christos 		memset(xfer, 0, sizeof(struct uhci_xfer));
    653  1.254  christos 		UXFER(xfer)->iinfo.sc = sc;
    654   1.92  augustss #ifdef DIAGNOSTIC
    655  1.238   tsutsui 		UXFER(xfer)->iinfo.isdone = 1;
    656  1.135  augustss 		xfer->busy_free = XFER_BUSY;
    657   1.92  augustss #endif
    658   1.92  augustss 	}
    659   1.76  augustss 	return (xfer);
    660   1.76  augustss }
    661   1.76  augustss 
    662   1.76  augustss void
    663  1.119  augustss uhci_freex(struct usbd_bus *bus, usbd_xfer_handle xfer)
    664   1.76  augustss {
    665  1.216  drochner 	struct uhci_softc *sc = bus->hci_private;
    666   1.76  augustss 
    667   1.93  augustss #ifdef DIAGNOSTIC
    668   1.94  augustss 	if (xfer->busy_free != XFER_BUSY) {
    669   1.94  augustss 		printf("uhci_freex: xfer=%p not busy, 0x%08x\n", xfer,
    670   1.94  augustss 		       xfer->busy_free);
    671   1.93  augustss 	}
    672   1.94  augustss 	xfer->busy_free = XFER_FREE;
    673  1.238   tsutsui 	if (!UXFER(xfer)->iinfo.isdone) {
    674   1.96  augustss 		printf("uhci_freex: !isdone\n");
    675  1.105  augustss 	}
    676   1.93  augustss #endif
    677  1.253  christos 	pool_cache_put(sc->sc_xferpool, xfer);
    678   1.48  augustss }
    679   1.48  augustss 
    680  1.248       mrg Static void
    681  1.248       mrg uhci_get_lock(struct usbd_bus *bus, kmutex_t **lock)
    682  1.248       mrg {
    683  1.248       mrg 	struct uhci_softc *sc = bus->hci_private;
    684  1.248       mrg 
    685  1.248       mrg 	*lock = &sc->sc_lock;
    686  1.248       mrg }
    687  1.248       mrg 
    688  1.248       mrg 
    689   1.72  augustss /*
    690  1.212  jmcneill  * Handle suspend/resume.
    691  1.212  jmcneill  *
    692  1.212  jmcneill  * We need to switch to polling mode here, because this routine is
    693  1.212  jmcneill  * called from an interrupt context.  This is all right since we
    694  1.212  jmcneill  * are almost suspended anyway.
    695   1.72  augustss  */
    696  1.212  jmcneill bool
    697  1.232    dyoung uhci_resume(device_t dv, const pmf_qual_t *qual)
    698   1.72  augustss {
    699  1.212  jmcneill 	uhci_softc_t *sc = device_private(dv);
    700  1.212  jmcneill 	int cmd;
    701   1.72  augustss 
    702  1.248       mrg 	mutex_spin_enter(&sc->sc_intr_lock);
    703  1.193  augustss 
    704  1.212  jmcneill 	cmd = UREAD2(sc, UHCI_CMD);
    705  1.193  augustss 	sc->sc_bus.use_polling++;
    706  1.214       smb 	UWRITE2(sc, UHCI_INTR, 0);
    707  1.214       smb 	uhci_globalreset(sc);
    708  1.214       smb 	uhci_reset(sc);
    709  1.212  jmcneill 	if (cmd & UHCI_CMD_RS)
    710  1.249  drochner 		uhci_run(sc, 0, 1);
    711  1.212  jmcneill 
    712  1.212  jmcneill 	/* restore saved state */
    713  1.212  jmcneill 	UWRITE4(sc, UHCI_FLBASEADDR, DMAADDR(&sc->sc_dma, 0));
    714  1.212  jmcneill 	UWRITE2(sc, UHCI_FRNUM, sc->sc_saved_frnum);
    715  1.212  jmcneill 	UWRITE1(sc, UHCI_SOF, sc->sc_saved_sof);
    716  1.212  jmcneill 
    717  1.212  jmcneill 	UHCICMD(sc, cmd | UHCI_CMD_FGR); /* force resume */
    718  1.248       mrg 	usb_delay_ms_locked(&sc->sc_bus, USB_RESUME_DELAY, &sc->sc_intr_lock);
    719  1.212  jmcneill 	UHCICMD(sc, cmd & ~UHCI_CMD_EGSM); /* back to normal */
    720  1.212  jmcneill 	UWRITE2(sc, UHCI_INTR, UHCI_INTR_TOCRCIE |
    721  1.212  jmcneill 	    UHCI_INTR_RIE | UHCI_INTR_IOCE | UHCI_INTR_SPIE);
    722  1.214       smb 	UHCICMD(sc, UHCI_CMD_MAXP);
    723  1.249  drochner 	uhci_run(sc, 1, 1); /* and start traffic again */
    724  1.248       mrg 	usb_delay_ms_locked(&sc->sc_bus, USB_RESUME_RECOVERY, &sc->sc_intr_lock);
    725  1.193  augustss 	sc->sc_bus.use_polling--;
    726  1.212  jmcneill 	if (sc->sc_intr_xfer != NULL)
    727  1.234    dyoung 		callout_reset(&sc->sc_poll_handle, sc->sc_ival, uhci_poll_hub,
    728  1.212  jmcneill 		    sc->sc_intr_xfer);
    729  1.212  jmcneill #ifdef UHCI_DEBUG
    730  1.212  jmcneill 	if (uhcidebug > 2)
    731  1.212  jmcneill 		uhci_dumpregs(sc);
    732  1.212  jmcneill #endif
    733  1.212  jmcneill 
    734  1.219  jmcneill 	sc->sc_suspend = PWR_RESUME;
    735  1.248       mrg 	mutex_spin_exit(&sc->sc_intr_lock);
    736  1.212  jmcneill 
    737  1.212  jmcneill 	return true;
    738   1.72  augustss }
    739   1.72  augustss 
    740  1.212  jmcneill bool
    741  1.232    dyoung uhci_suspend(device_t dv, const pmf_qual_t *qual)
    742   1.30  augustss {
    743  1.212  jmcneill 	uhci_softc_t *sc = device_private(dv);
    744   1.30  augustss 	int cmd;
    745   1.30  augustss 
    746  1.248       mrg 	mutex_spin_enter(&sc->sc_intr_lock);
    747  1.212  jmcneill 
    748   1.30  augustss 	cmd = UREAD2(sc, UHCI_CMD);
    749   1.30  augustss 
    750  1.212  jmcneill #ifdef UHCI_DEBUG
    751  1.212  jmcneill 	if (uhcidebug > 2)
    752  1.212  jmcneill 		uhci_dumpregs(sc);
    753  1.212  jmcneill #endif
    754  1.212  jmcneill 	if (sc->sc_intr_xfer != NULL)
    755  1.234    dyoung 		callout_stop(&sc->sc_poll_handle);
    756  1.219  jmcneill 	sc->sc_suspend = PWR_SUSPEND;
    757  1.212  jmcneill 	sc->sc_bus.use_polling++;
    758  1.219  jmcneill 
    759  1.249  drochner 	uhci_run(sc, 0, 1); /* stop the controller */
    760  1.212  jmcneill 	cmd &= ~UHCI_CMD_RS;
    761  1.212  jmcneill 
    762  1.212  jmcneill 	/* save some state if BIOS doesn't */
    763  1.212  jmcneill 	sc->sc_saved_frnum = UREAD2(sc, UHCI_FRNUM);
    764  1.212  jmcneill 	sc->sc_saved_sof = UREAD1(sc, UHCI_SOF);
    765  1.212  jmcneill 
    766  1.212  jmcneill 	UWRITE2(sc, UHCI_INTR, 0); /* disable intrs */
    767   1.30  augustss 
    768  1.212  jmcneill 	UHCICMD(sc, cmd | UHCI_CMD_EGSM); /* enter suspend */
    769  1.248       mrg 	usb_delay_ms_locked(&sc->sc_bus, USB_RESUME_WAIT, &sc->sc_intr_lock);
    770  1.212  jmcneill 	sc->sc_bus.use_polling--;
    771   1.86  augustss 
    772  1.248       mrg 	mutex_spin_exit(&sc->sc_intr_lock);
    773  1.212  jmcneill 
    774  1.212  jmcneill 	return true;
    775   1.30  augustss }
    776   1.30  augustss 
    777   1.59  augustss #ifdef UHCI_DEBUG
    778  1.101  augustss Static void
    779  1.119  augustss uhci_dumpregs(uhci_softc_t *sc)
    780    1.1  augustss {
    781   1.48  augustss 	DPRINTFN(-1,("%s regs: cmd=%04x, sts=%04x, intr=%04x, frnum=%04x, "
    782   1.48  augustss 		     "flbase=%08x, sof=%04x, portsc1=%04x, portsc2=%04x\n",
    783  1.216  drochner 		     device_xname(sc->sc_dev),
    784   1.48  augustss 		     UREAD2(sc, UHCI_CMD),
    785   1.48  augustss 		     UREAD2(sc, UHCI_STS),
    786   1.48  augustss 		     UREAD2(sc, UHCI_INTR),
    787   1.48  augustss 		     UREAD2(sc, UHCI_FRNUM),
    788   1.48  augustss 		     UREAD4(sc, UHCI_FLBASEADDR),
    789   1.48  augustss 		     UREAD1(sc, UHCI_SOF),
    790   1.48  augustss 		     UREAD2(sc, UHCI_PORTSC1),
    791   1.48  augustss 		     UREAD2(sc, UHCI_PORTSC2)));
    792    1.1  augustss }
    793    1.1  augustss 
    794    1.1  augustss void
    795  1.119  augustss uhci_dump_td(uhci_soft_td_t *p)
    796    1.1  augustss {
    797  1.122        tv 	char sbuf[128], sbuf2[128];
    798  1.122        tv 
    799  1.250  christos 
    800  1.223    bouyer 	usb_syncmem(&p->dma, p->offs, sizeof(p->td),
    801  1.223    bouyer 	    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
    802   1.48  augustss 	DPRINTFN(-1,("TD(%p) at %08lx = link=0x%08lx status=0x%08lx "
    803   1.48  augustss 		     "token=0x%08lx buffer=0x%08lx\n",
    804   1.48  augustss 		     p, (long)p->physaddr,
    805   1.88   tsutsui 		     (long)le32toh(p->td.td_link),
    806   1.88   tsutsui 		     (long)le32toh(p->td.td_status),
    807   1.88   tsutsui 		     (long)le32toh(p->td.td_token),
    808   1.88   tsutsui 		     (long)le32toh(p->td.td_buffer)));
    809  1.122        tv 
    810  1.224  christos 	snprintb(sbuf, sizeof(sbuf), "\20\1T\2Q\3VF",
    811  1.224  christos 	    (u_int32_t)le32toh(p->td.td_link));
    812  1.224  christos 	snprintb(sbuf2, sizeof(sbuf2),
    813  1.224  christos 	    "\20\22BITSTUFF\23CRCTO\24NAK\25BABBLE\26DBUFFER\27"
    814  1.224  christos 	    "STALLED\30ACTIVE\31IOC\32ISO\33LS\36SPD",
    815  1.224  christos 	    (u_int32_t)le32toh(p->td.td_status));
    816  1.122        tv 
    817  1.122        tv 	DPRINTFN(-1,("  %s %s,errcnt=%d,actlen=%d pid=%02x,addr=%d,endpt=%d,"
    818  1.122        tv 		     "D=%d,maxlen=%d\n", sbuf, sbuf2,
    819   1.88   tsutsui 		     UHCI_TD_GET_ERRCNT(le32toh(p->td.td_status)),
    820   1.88   tsutsui 		     UHCI_TD_GET_ACTLEN(le32toh(p->td.td_status)),
    821   1.88   tsutsui 		     UHCI_TD_GET_PID(le32toh(p->td.td_token)),
    822   1.88   tsutsui 		     UHCI_TD_GET_DEVADDR(le32toh(p->td.td_token)),
    823   1.88   tsutsui 		     UHCI_TD_GET_ENDPT(le32toh(p->td.td_token)),
    824   1.88   tsutsui 		     UHCI_TD_GET_DT(le32toh(p->td.td_token)),
    825   1.88   tsutsui 		     UHCI_TD_GET_MAXLEN(le32toh(p->td.td_token))));
    826  1.223    bouyer 	usb_syncmem(&p->dma, p->offs, sizeof(p->td),
    827  1.223    bouyer 	    BUS_DMASYNC_PREREAD);
    828    1.1  augustss }
    829    1.1  augustss 
    830    1.1  augustss void
    831  1.119  augustss uhci_dump_qh(uhci_soft_qh_t *sqh)
    832    1.1  augustss {
    833  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs, sizeof(sqh->qh),
    834  1.223    bouyer 	    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
    835   1.67  augustss 	DPRINTFN(-1,("QH(%p) at %08x: hlink=%08x elink=%08x\n", sqh,
    836   1.88   tsutsui 	    (int)sqh->physaddr, le32toh(sqh->qh.qh_hlink),
    837   1.88   tsutsui 	    le32toh(sqh->qh.qh_elink)));
    838  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs, sizeof(sqh->qh), BUS_DMASYNC_PREREAD);
    839    1.1  augustss }
    840    1.1  augustss 
    841   1.13  augustss 
    842  1.110  augustss #if 1
    843    1.1  augustss void
    844  1.119  augustss uhci_dump(void)
    845    1.1  augustss {
    846  1.110  augustss 	uhci_dump_all(thesc);
    847  1.110  augustss }
    848  1.110  augustss #endif
    849    1.1  augustss 
    850  1.110  augustss void
    851  1.119  augustss uhci_dump_all(uhci_softc_t *sc)
    852  1.110  augustss {
    853    1.1  augustss 	uhci_dumpregs(sc);
    854   1.50  augustss 	printf("intrs=%d\n", sc->sc_bus.no_intrs);
    855  1.110  augustss 	/*printf("framelist[i].link = %08x\n", sc->sc_framelist[0].link);*/
    856  1.123  augustss 	uhci_dump_qh(sc->sc_lctl_start);
    857    1.1  augustss }
    858    1.1  augustss 
    859   1.67  augustss 
    860   1.67  augustss void
    861  1.119  augustss uhci_dump_qhs(uhci_soft_qh_t *sqh)
    862   1.67  augustss {
    863   1.67  augustss 	uhci_dump_qh(sqh);
    864   1.67  augustss 
    865   1.67  augustss 	/* uhci_dump_qhs displays all the QHs and TDs from the given QH onwards
    866   1.67  augustss 	 * Traverses sideways first, then down.
    867   1.67  augustss 	 *
    868   1.67  augustss 	 * QH1
    869   1.67  augustss 	 * QH2
    870   1.67  augustss 	 * No QH
    871   1.67  augustss 	 * TD2.1
    872   1.67  augustss 	 * TD2.2
    873   1.67  augustss 	 * TD1.1
    874   1.67  augustss 	 * etc.
    875   1.67  augustss 	 *
    876   1.67  augustss 	 * TD2.x being the TDs queued at QH2 and QH1 being referenced from QH1.
    877   1.67  augustss 	 */
    878   1.67  augustss 
    879   1.67  augustss 
    880  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs, sizeof(sqh->qh),
    881  1.223    bouyer 	    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
    882   1.88   tsutsui 	if (sqh->hlink != NULL && !(le32toh(sqh->qh.qh_hlink) & UHCI_PTR_T))
    883   1.67  augustss 		uhci_dump_qhs(sqh->hlink);
    884   1.67  augustss 	else
    885   1.67  augustss 		DPRINTF(("No QH\n"));
    886  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs, sizeof(sqh->qh), BUS_DMASYNC_PREREAD);
    887   1.67  augustss 
    888   1.88   tsutsui 	if (sqh->elink != NULL && !(le32toh(sqh->qh.qh_elink) & UHCI_PTR_T))
    889   1.67  augustss 		uhci_dump_tds(sqh->elink);
    890   1.67  augustss 	else
    891   1.67  augustss 		DPRINTF(("No TD\n"));
    892   1.67  augustss }
    893   1.67  augustss 
    894    1.1  augustss void
    895  1.119  augustss uhci_dump_tds(uhci_soft_td_t *std)
    896    1.1  augustss {
    897   1.67  augustss 	uhci_soft_td_t *td;
    898  1.223    bouyer 	int stop;
    899   1.67  augustss 
    900   1.67  augustss 	for(td = std; td != NULL; td = td->link.std) {
    901   1.67  augustss 		uhci_dump_td(td);
    902    1.1  augustss 
    903   1.67  augustss 		/* Check whether the link pointer in this TD marks
    904   1.67  augustss 		 * the link pointer as end of queue. This avoids
    905   1.67  augustss 		 * printing the free list in case the queue/TD has
    906   1.67  augustss 		 * already been moved there (seatbelt).
    907   1.67  augustss 		 */
    908  1.223    bouyer 		usb_syncmem(&td->dma, td->offs + offsetof(uhci_td_t, td_link),
    909  1.223    bouyer 		    sizeof(td->td.td_link),
    910  1.223    bouyer 		    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
    911  1.223    bouyer 		stop = (le32toh(td->td.td_link) & UHCI_PTR_T ||
    912  1.223    bouyer 			le32toh(td->td.td_link) == 0);
    913  1.223    bouyer 		usb_syncmem(&td->dma, td->offs + offsetof(uhci_td_t, td_link),
    914  1.223    bouyer 		    sizeof(td->td.td_link), BUS_DMASYNC_PREREAD);
    915  1.223    bouyer 		if (stop)
    916   1.67  augustss 			break;
    917   1.67  augustss 	}
    918    1.1  augustss }
    919   1.92  augustss 
    920  1.101  augustss Static void
    921  1.119  augustss uhci_dump_ii(uhci_intr_info_t *ii)
    922   1.92  augustss {
    923   1.95  augustss 	usbd_pipe_handle pipe;
    924   1.95  augustss 	usb_endpoint_descriptor_t *ed;
    925   1.95  augustss 	usbd_device_handle dev;
    926  1.152  augustss 
    927   1.98  augustss #ifdef DIAGNOSTIC
    928   1.98  augustss #define DONE ii->isdone
    929   1.98  augustss #else
    930   1.98  augustss #define DONE 0
    931   1.98  augustss #endif
    932   1.95  augustss         if (ii == NULL) {
    933   1.95  augustss                 printf("ii NULL\n");
    934   1.95  augustss                 return;
    935   1.95  augustss         }
    936   1.95  augustss         if (ii->xfer == NULL) {
    937   1.95  augustss 		printf("ii %p: done=%d xfer=NULL\n",
    938   1.98  augustss 		       ii, DONE);
    939   1.95  augustss                 return;
    940   1.95  augustss         }
    941   1.95  augustss         pipe = ii->xfer->pipe;
    942   1.95  augustss         if (pipe == NULL) {
    943   1.95  augustss 		printf("ii %p: done=%d xfer=%p pipe=NULL\n",
    944   1.98  augustss 		       ii, DONE, ii->xfer);
    945  1.139  augustss                 return;
    946  1.139  augustss 	}
    947  1.139  augustss         if (pipe->endpoint == NULL) {
    948  1.139  augustss 		printf("ii %p: done=%d xfer=%p pipe=%p pipe->endpoint=NULL\n",
    949  1.139  augustss 		       ii, DONE, ii->xfer, pipe);
    950  1.139  augustss                 return;
    951  1.139  augustss 	}
    952  1.139  augustss         if (pipe->device == NULL) {
    953  1.139  augustss 		printf("ii %p: done=%d xfer=%p pipe=%p pipe->device=NULL\n",
    954  1.139  augustss 		       ii, DONE, ii->xfer, pipe);
    955   1.95  augustss                 return;
    956   1.95  augustss 	}
    957   1.95  augustss         ed = pipe->endpoint->edesc;
    958   1.95  augustss         dev = pipe->device;
    959  1.152  augustss 	printf("ii %p: done=%d xfer=%p dev=%p vid=0x%04x pid=0x%04x addr=%d pipe=%p ep=0x%02x attr=0x%02x\n",
    960  1.152  augustss 	       ii, DONE, ii->xfer, dev,
    961   1.95  augustss 	       UGETW(dev->ddesc.idVendor),
    962   1.92  augustss 	       UGETW(dev->ddesc.idProduct),
    963   1.92  augustss 	       dev->address, pipe,
    964   1.92  augustss 	       ed->bEndpointAddress, ed->bmAttributes);
    965   1.98  augustss #undef DONE
    966   1.92  augustss }
    967   1.92  augustss 
    968  1.120  augustss void uhci_dump_iis(struct uhci_softc *sc);
    969   1.92  augustss void
    970  1.119  augustss uhci_dump_iis(struct uhci_softc *sc)
    971   1.92  augustss {
    972   1.92  augustss 	uhci_intr_info_t *ii;
    973   1.92  augustss 
    974   1.92  augustss 	printf("intr_info list:\n");
    975   1.92  augustss 	for (ii = LIST_FIRST(&sc->sc_intrhead); ii; ii = LIST_NEXT(ii, list))
    976   1.92  augustss 		uhci_dump_ii(ii);
    977   1.92  augustss }
    978   1.92  augustss 
    979  1.120  augustss void iidump(void);
    980  1.119  augustss void iidump(void) { uhci_dump_iis(thesc); }
    981   1.92  augustss 
    982    1.1  augustss #endif
    983    1.1  augustss 
    984    1.1  augustss /*
    985    1.1  augustss  * This routine is executed periodically and simulates interrupts
    986    1.1  augustss  * from the root controller interrupt pipe for port status change.
    987    1.1  augustss  */
    988    1.1  augustss void
    989  1.119  augustss uhci_poll_hub(void *addr)
    990    1.1  augustss {
    991   1.63  augustss 	usbd_xfer_handle xfer = addr;
    992   1.63  augustss 	usbd_pipe_handle pipe = xfer->pipe;
    993  1.227    martin 	uhci_softc_t *sc;
    994    1.1  augustss 	u_char *p;
    995    1.1  augustss 
    996   1.96  augustss 	DPRINTFN(20, ("uhci_poll_hub\n"));
    997    1.1  augustss 
    998  1.228    martin 	if (__predict_false(pipe->device == NULL || pipe->device->bus == NULL))
    999  1.228    martin 		return;	/* device has detached */
   1000  1.227    martin 	sc = pipe->device->bus->hci_private;
   1001  1.234    dyoung 	callout_reset(&sc->sc_poll_handle, sc->sc_ival, uhci_poll_hub, xfer);
   1002   1.41  augustss 
   1003  1.159  augustss 	p = KERNADDR(&xfer->dmabuf, 0);
   1004    1.1  augustss 	p[0] = 0;
   1005    1.1  augustss 	if (UREAD2(sc, UHCI_PORTSC1) & (UHCI_PORTSC_CSC|UHCI_PORTSC_OCIC))
   1006    1.1  augustss 		p[0] |= 1<<1;
   1007    1.1  augustss 	if (UREAD2(sc, UHCI_PORTSC2) & (UHCI_PORTSC_CSC|UHCI_PORTSC_OCIC))
   1008    1.1  augustss 		p[0] |= 1<<2;
   1009   1.41  augustss 	if (p[0] == 0)
   1010   1.41  augustss 		/* No change, try again in a while */
   1011   1.41  augustss 		return;
   1012   1.41  augustss 
   1013   1.63  augustss 	xfer->actlen = 1;
   1014   1.63  augustss 	xfer->status = USBD_NORMAL_COMPLETION;
   1015  1.248       mrg 	mutex_enter(&sc->sc_lock);
   1016   1.63  augustss 	usb_transfer_complete(xfer);
   1017  1.248       mrg 	mutex_exit(&sc->sc_lock);
   1018   1.41  augustss }
   1019   1.41  augustss 
   1020   1.41  augustss void
   1021  1.205  christos uhci_root_intr_done(usbd_xfer_handle xfer)
   1022   1.84  augustss {
   1023   1.84  augustss }
   1024   1.84  augustss 
   1025   1.84  augustss void
   1026  1.205  christos uhci_root_ctrl_done(usbd_xfer_handle xfer)
   1027   1.41  augustss {
   1028    1.1  augustss }
   1029    1.1  augustss 
   1030  1.123  augustss /*
   1031  1.123  augustss  * Let the last QH loop back to the high speed control transfer QH.
   1032  1.123  augustss  * This is what intel calls "bandwidth reclamation" and improves
   1033  1.123  augustss  * USB performance a lot for some devices.
   1034  1.123  augustss  * If we are already looping, just count it.
   1035  1.123  augustss  */
   1036    1.1  augustss void
   1037  1.123  augustss uhci_add_loop(uhci_softc_t *sc) {
   1038  1.125  augustss #ifdef UHCI_DEBUG
   1039  1.125  augustss 	if (uhcinoloop)
   1040  1.125  augustss 		return;
   1041  1.125  augustss #endif
   1042  1.123  augustss 	if (++sc->sc_loops == 1) {
   1043  1.125  augustss 		DPRINTFN(5,("uhci_start_loop: add\n"));
   1044  1.123  augustss 		/* Note, we don't loop back the soft pointer. */
   1045  1.152  augustss 		sc->sc_last_qh->qh.qh_hlink =
   1046  1.123  augustss 		    htole32(sc->sc_hctl_start->physaddr | UHCI_PTR_QH);
   1047  1.223    bouyer 		usb_syncmem(&sc->sc_last_qh->dma,
   1048  1.223    bouyer 		    sc->sc_last_qh->offs + offsetof(uhci_qh_t, qh_hlink),
   1049  1.223    bouyer 		    sizeof(sc->sc_last_qh->qh.qh_hlink),
   1050  1.223    bouyer 		    BUS_DMASYNC_PREWRITE);
   1051  1.123  augustss 	}
   1052  1.123  augustss }
   1053  1.123  augustss 
   1054  1.123  augustss void
   1055  1.123  augustss uhci_rem_loop(uhci_softc_t *sc) {
   1056  1.125  augustss #ifdef UHCI_DEBUG
   1057  1.125  augustss 	if (uhcinoloop)
   1058  1.125  augustss 		return;
   1059  1.125  augustss #endif
   1060  1.123  augustss 	if (--sc->sc_loops == 0) {
   1061  1.123  augustss 		DPRINTFN(5,("uhci_end_loop: remove\n"));
   1062  1.123  augustss 		sc->sc_last_qh->qh.qh_hlink = htole32(UHCI_PTR_T);
   1063  1.223    bouyer 		usb_syncmem(&sc->sc_last_qh->dma,
   1064  1.223    bouyer 		    sc->sc_last_qh->offs + offsetof(uhci_qh_t, qh_hlink),
   1065  1.223    bouyer 		    sizeof(sc->sc_last_qh->qh.qh_hlink),
   1066  1.223    bouyer 		    BUS_DMASYNC_PREWRITE);
   1067  1.123  augustss 	}
   1068  1.123  augustss }
   1069  1.123  augustss 
   1070  1.248       mrg /* Add high speed control QH, called with lock held. */
   1071  1.123  augustss void
   1072  1.123  augustss uhci_add_hs_ctrl(uhci_softc_t *sc, uhci_soft_qh_t *sqh)
   1073    1.1  augustss {
   1074   1.42  augustss 	uhci_soft_qh_t *eqh;
   1075    1.1  augustss 
   1076  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   1077  1.248       mrg 
   1078    1.1  augustss 	DPRINTFN(10, ("uhci_add_ctrl: sqh=%p\n", sqh));
   1079  1.123  augustss 	eqh = sc->sc_hctl_end;
   1080  1.223    bouyer 	usb_syncmem(&eqh->dma, eqh->offs + offsetof(uhci_qh_t, qh_hlink),
   1081  1.223    bouyer 	    sizeof(eqh->qh.qh_hlink),
   1082  1.223    bouyer 	    BUS_DMASYNC_POSTWRITE);
   1083   1.42  augustss 	sqh->hlink       = eqh->hlink;
   1084   1.42  augustss 	sqh->qh.qh_hlink = eqh->qh.qh_hlink;
   1085  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs, sizeof(sqh->qh),
   1086  1.223    bouyer 	    BUS_DMASYNC_PREWRITE);
   1087   1.42  augustss 	eqh->hlink       = sqh;
   1088  1.121  augustss 	eqh->qh.qh_hlink = htole32(sqh->physaddr | UHCI_PTR_QH);
   1089  1.123  augustss 	sc->sc_hctl_end = sqh;
   1090  1.223    bouyer 	usb_syncmem(&eqh->dma, eqh->offs + offsetof(uhci_qh_t, qh_hlink),
   1091  1.223    bouyer 	    sizeof(eqh->qh.qh_hlink), BUS_DMASYNC_PREWRITE);
   1092  1.125  augustss #ifdef UHCI_CTL_LOOP
   1093  1.123  augustss 	uhci_add_loop(sc);
   1094  1.125  augustss #endif
   1095    1.1  augustss }
   1096    1.1  augustss 
   1097  1.248       mrg /* Remove high speed control QH, called with lock held. */
   1098    1.1  augustss void
   1099  1.123  augustss uhci_remove_hs_ctrl(uhci_softc_t *sc, uhci_soft_qh_t *sqh)
   1100    1.1  augustss {
   1101    1.1  augustss 	uhci_soft_qh_t *pqh;
   1102  1.256   tsutsui 	uint32_t elink;
   1103    1.1  augustss 
   1104  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   1105  1.248       mrg 
   1106  1.123  augustss 	DPRINTFN(10, ("uhci_remove_hs_ctrl: sqh=%p\n", sqh));
   1107  1.125  augustss #ifdef UHCI_CTL_LOOP
   1108  1.123  augustss 	uhci_rem_loop(sc);
   1109  1.125  augustss #endif
   1110  1.124  augustss 	/*
   1111  1.124  augustss 	 * The T bit should be set in the elink of the QH so that the HC
   1112  1.124  augustss 	 * doesn't follow the pointer.  This condition may fail if the
   1113  1.124  augustss 	 * the transferred packet was short so that the QH still points
   1114  1.124  augustss 	 * at the last used TD.
   1115  1.124  augustss 	 * In this case we set the T bit and wait a little for the HC
   1116  1.124  augustss 	 * to stop looking at the TD.
   1117  1.223    bouyer 	 * Note that if the TD chain is large enough, the controller
   1118  1.223    bouyer 	 * may still be looking at the chain at the end of this function.
   1119  1.223    bouyer 	 * uhci_free_std_chain() will make sure the controller stops
   1120  1.223    bouyer 	 * looking at it quickly, but until then we should not change
   1121  1.223    bouyer 	 * sqh->hlink.
   1122  1.124  augustss 	 */
   1123  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs + offsetof(uhci_qh_t, qh_elink),
   1124  1.223    bouyer 	    sizeof(sqh->qh.qh_elink),
   1125  1.223    bouyer 	    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   1126  1.256   tsutsui 	elink = le32toh(sqh->qh.qh_elink);
   1127  1.256   tsutsui 	usb_syncmem(&sqh->dma, sqh->offs + offsetof(uhci_qh_t, qh_elink),
   1128  1.256   tsutsui 	    sizeof(sqh->qh.qh_elink), BUS_DMASYNC_PREREAD);
   1129  1.256   tsutsui 	if (!(elink & UHCI_PTR_T)) {
   1130  1.124  augustss 		sqh->qh.qh_elink = htole32(UHCI_PTR_T);
   1131  1.223    bouyer 		usb_syncmem(&sqh->dma,
   1132  1.223    bouyer 		    sqh->offs + offsetof(uhci_qh_t, qh_elink),
   1133  1.223    bouyer 		    sizeof(sqh->qh.qh_elink),
   1134  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   1135  1.124  augustss 		delay(UHCI_QH_REMOVE_DELAY);
   1136  1.124  augustss 	}
   1137  1.124  augustss 
   1138  1.123  augustss 	pqh = uhci_find_prev_qh(sc->sc_hctl_start, sqh);
   1139  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs + offsetof(uhci_qh_t, qh_hlink),
   1140  1.223    bouyer 	    sizeof(sqh->qh.qh_hlink), BUS_DMASYNC_POSTWRITE);
   1141  1.152  augustss 	pqh->hlink = sqh->hlink;
   1142   1.42  augustss 	pqh->qh.qh_hlink = sqh->qh.qh_hlink;
   1143  1.223    bouyer 	usb_syncmem(&pqh->dma, pqh->offs + offsetof(uhci_qh_t, qh_hlink),
   1144  1.223    bouyer 	    sizeof(pqh->qh.qh_hlink),
   1145  1.223    bouyer 	    BUS_DMASYNC_PREWRITE);
   1146  1.124  augustss 	delay(UHCI_QH_REMOVE_DELAY);
   1147  1.123  augustss 	if (sc->sc_hctl_end == sqh)
   1148  1.123  augustss 		sc->sc_hctl_end = pqh;
   1149  1.123  augustss }
   1150  1.123  augustss 
   1151  1.248       mrg /* Add low speed control QH, called with lock held. */
   1152  1.123  augustss void
   1153  1.123  augustss uhci_add_ls_ctrl(uhci_softc_t *sc, uhci_soft_qh_t *sqh)
   1154  1.123  augustss {
   1155  1.123  augustss 	uhci_soft_qh_t *eqh;
   1156  1.123  augustss 
   1157  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   1158  1.248       mrg 
   1159  1.123  augustss 	DPRINTFN(10, ("uhci_add_ls_ctrl: sqh=%p\n", sqh));
   1160  1.123  augustss 	eqh = sc->sc_lctl_end;
   1161  1.223    bouyer 	usb_syncmem(&eqh->dma, eqh->offs + offsetof(uhci_qh_t, qh_hlink),
   1162  1.223    bouyer 	    sizeof(eqh->qh.qh_hlink), BUS_DMASYNC_POSTWRITE);
   1163  1.152  augustss 	sqh->hlink = eqh->hlink;
   1164  1.123  augustss 	sqh->qh.qh_hlink = eqh->qh.qh_hlink;
   1165  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs, sizeof(sqh->qh),
   1166  1.223    bouyer 	    BUS_DMASYNC_PREWRITE);
   1167  1.152  augustss 	eqh->hlink = sqh;
   1168  1.123  augustss 	eqh->qh.qh_hlink = htole32(sqh->physaddr | UHCI_PTR_QH);
   1169  1.223    bouyer 	usb_syncmem(&eqh->dma, eqh->offs + offsetof(uhci_qh_t, qh_hlink),
   1170  1.223    bouyer 	    sizeof(eqh->qh.qh_hlink), BUS_DMASYNC_PREWRITE);
   1171  1.123  augustss 	sc->sc_lctl_end = sqh;
   1172  1.123  augustss }
   1173  1.123  augustss 
   1174  1.248       mrg /* Remove low speed control QH, called with lock held. */
   1175  1.123  augustss void
   1176  1.123  augustss uhci_remove_ls_ctrl(uhci_softc_t *sc, uhci_soft_qh_t *sqh)
   1177  1.123  augustss {
   1178  1.123  augustss 	uhci_soft_qh_t *pqh;
   1179  1.256   tsutsui 	uint32_t elink;
   1180  1.123  augustss 
   1181  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   1182  1.248       mrg 
   1183  1.123  augustss 	DPRINTFN(10, ("uhci_remove_ls_ctrl: sqh=%p\n", sqh));
   1184  1.124  augustss 	/* See comment in uhci_remove_hs_ctrl() */
   1185  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs + offsetof(uhci_qh_t, qh_elink),
   1186  1.223    bouyer 	    sizeof(sqh->qh.qh_elink),
   1187  1.223    bouyer 	    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   1188  1.256   tsutsui 	elink = le32toh(sqh->qh.qh_elink);
   1189  1.256   tsutsui 	usb_syncmem(&sqh->dma, sqh->offs + offsetof(uhci_qh_t, qh_elink),
   1190  1.256   tsutsui 	    sizeof(sqh->qh.qh_elink), BUS_DMASYNC_PREREAD);
   1191  1.256   tsutsui 	if (!(elink & UHCI_PTR_T)) {
   1192  1.124  augustss 		sqh->qh.qh_elink = htole32(UHCI_PTR_T);
   1193  1.223    bouyer 		usb_syncmem(&sqh->dma,
   1194  1.223    bouyer 		    sqh->offs + offsetof(uhci_qh_t, qh_elink),
   1195  1.223    bouyer 		    sizeof(sqh->qh.qh_elink),
   1196  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   1197  1.124  augustss 		delay(UHCI_QH_REMOVE_DELAY);
   1198  1.124  augustss 	}
   1199  1.123  augustss 	pqh = uhci_find_prev_qh(sc->sc_lctl_start, sqh);
   1200  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs + offsetof(uhci_qh_t, qh_hlink),
   1201  1.223    bouyer 	    sizeof(sqh->qh.qh_hlink), BUS_DMASYNC_POSTWRITE);
   1202  1.152  augustss 	pqh->hlink = sqh->hlink;
   1203  1.123  augustss 	pqh->qh.qh_hlink = sqh->qh.qh_hlink;
   1204  1.223    bouyer 	usb_syncmem(&pqh->dma, pqh->offs + offsetof(uhci_qh_t, qh_hlink),
   1205  1.223    bouyer 	    sizeof(pqh->qh.qh_hlink),
   1206  1.223    bouyer 	    BUS_DMASYNC_PREWRITE);
   1207  1.124  augustss 	delay(UHCI_QH_REMOVE_DELAY);
   1208  1.123  augustss 	if (sc->sc_lctl_end == sqh)
   1209  1.123  augustss 		sc->sc_lctl_end = pqh;
   1210    1.1  augustss }
   1211    1.1  augustss 
   1212  1.248       mrg /* Add bulk QH, called with lock held. */
   1213    1.1  augustss void
   1214  1.119  augustss uhci_add_bulk(uhci_softc_t *sc, uhci_soft_qh_t *sqh)
   1215    1.1  augustss {
   1216   1.42  augustss 	uhci_soft_qh_t *eqh;
   1217    1.1  augustss 
   1218  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   1219  1.248       mrg 
   1220    1.1  augustss 	DPRINTFN(10, ("uhci_add_bulk: sqh=%p\n", sqh));
   1221   1.42  augustss 	eqh = sc->sc_bulk_end;
   1222  1.223    bouyer 	usb_syncmem(&eqh->dma, eqh->offs + offsetof(uhci_qh_t, qh_hlink),
   1223  1.223    bouyer 	    sizeof(eqh->qh.qh_hlink), BUS_DMASYNC_POSTWRITE);
   1224  1.152  augustss 	sqh->hlink = eqh->hlink;
   1225   1.42  augustss 	sqh->qh.qh_hlink = eqh->qh.qh_hlink;
   1226  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs, sizeof(sqh->qh),
   1227  1.223    bouyer 	    BUS_DMASYNC_PREWRITE);
   1228  1.152  augustss 	eqh->hlink = sqh;
   1229  1.121  augustss 	eqh->qh.qh_hlink = htole32(sqh->physaddr | UHCI_PTR_QH);
   1230  1.223    bouyer 	usb_syncmem(&eqh->dma, eqh->offs + offsetof(uhci_qh_t, qh_hlink),
   1231  1.223    bouyer 	    sizeof(eqh->qh.qh_hlink), BUS_DMASYNC_PREWRITE);
   1232    1.1  augustss 	sc->sc_bulk_end = sqh;
   1233  1.123  augustss 	uhci_add_loop(sc);
   1234    1.1  augustss }
   1235    1.1  augustss 
   1236  1.248       mrg /* Remove bulk QH, called with lock held. */
   1237    1.1  augustss void
   1238  1.119  augustss uhci_remove_bulk(uhci_softc_t *sc, uhci_soft_qh_t *sqh)
   1239    1.1  augustss {
   1240    1.1  augustss 	uhci_soft_qh_t *pqh;
   1241    1.1  augustss 
   1242  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   1243  1.248       mrg 
   1244    1.1  augustss 	DPRINTFN(10, ("uhci_remove_bulk: sqh=%p\n", sqh));
   1245  1.123  augustss 	uhci_rem_loop(sc);
   1246  1.124  augustss 	/* See comment in uhci_remove_hs_ctrl() */
   1247  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs + offsetof(uhci_qh_t, qh_elink),
   1248  1.223    bouyer 	    sizeof(sqh->qh.qh_elink),
   1249  1.223    bouyer 	    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   1250  1.124  augustss 	if (!(sqh->qh.qh_elink & htole32(UHCI_PTR_T))) {
   1251  1.124  augustss 		sqh->qh.qh_elink = htole32(UHCI_PTR_T);
   1252  1.223    bouyer 		usb_syncmem(&sqh->dma,
   1253  1.223    bouyer 		    sqh->offs + offsetof(uhci_qh_t, qh_elink),
   1254  1.223    bouyer 		    sizeof(sqh->qh.qh_elink),
   1255  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   1256  1.124  augustss 		delay(UHCI_QH_REMOVE_DELAY);
   1257  1.124  augustss 	}
   1258   1.92  augustss 	pqh = uhci_find_prev_qh(sc->sc_bulk_start, sqh);
   1259  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs + offsetof(uhci_qh_t, qh_hlink),
   1260  1.223    bouyer 	    sizeof(sqh->qh.qh_hlink), BUS_DMASYNC_POSTWRITE);
   1261   1.42  augustss 	pqh->hlink       = sqh->hlink;
   1262   1.42  augustss 	pqh->qh.qh_hlink = sqh->qh.qh_hlink;
   1263  1.223    bouyer 	usb_syncmem(&pqh->dma, pqh->offs + offsetof(uhci_qh_t, qh_hlink),
   1264  1.223    bouyer 	    sizeof(pqh->qh.qh_hlink), BUS_DMASYNC_PREWRITE);
   1265  1.124  augustss 	delay(UHCI_QH_REMOVE_DELAY);
   1266    1.1  augustss 	if (sc->sc_bulk_end == sqh)
   1267    1.1  augustss 		sc->sc_bulk_end = pqh;
   1268    1.1  augustss }
   1269    1.1  augustss 
   1270  1.141  augustss Static int uhci_intr1(uhci_softc_t *);
   1271  1.141  augustss 
   1272    1.1  augustss int
   1273  1.119  augustss uhci_intr(void *arg)
   1274    1.1  augustss {
   1275   1.44  augustss 	uhci_softc_t *sc = arg;
   1276  1.248       mrg 	int ret = 0;
   1277  1.248       mrg 
   1278  1.248       mrg 	mutex_spin_enter(&sc->sc_intr_lock);
   1279  1.146  augustss 
   1280  1.216  drochner 	if (sc->sc_dying || !device_has_power(sc->sc_dev))
   1281  1.248       mrg 		goto done;
   1282  1.141  augustss 
   1283  1.225    bouyer 	if (sc->sc_bus.use_polling || UREAD2(sc, UHCI_INTR) == 0) {
   1284  1.141  augustss #ifdef DIAGNOSTIC
   1285  1.179   mycroft 		DPRINTFN(16, ("uhci_intr: ignored interrupt while polling\n"));
   1286  1.141  augustss #endif
   1287  1.248       mrg 		goto done;
   1288  1.141  augustss 	}
   1289  1.179   mycroft 
   1290  1.248       mrg 	ret = uhci_intr1(sc);
   1291  1.248       mrg 
   1292  1.248       mrg  done:
   1293  1.248       mrg 	mutex_spin_exit(&sc->sc_intr_lock);
   1294  1.248       mrg 	return ret;
   1295  1.141  augustss }
   1296  1.141  augustss 
   1297  1.141  augustss int
   1298  1.141  augustss uhci_intr1(uhci_softc_t *sc)
   1299  1.141  augustss {
   1300   1.44  augustss 	int status;
   1301   1.44  augustss 	int ack;
   1302    1.1  augustss 
   1303   1.67  augustss #ifdef UHCI_DEBUG
   1304   1.44  augustss 	if (uhcidebug > 15) {
   1305  1.216  drochner 		DPRINTF(("%s: uhci_intr1\n", device_xname(sc->sc_dev)));
   1306    1.1  augustss 		uhci_dumpregs(sc);
   1307    1.1  augustss 	}
   1308    1.1  augustss #endif
   1309  1.117  augustss 
   1310  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_intr_lock));
   1311  1.248       mrg 
   1312  1.153  augustss 	status = UREAD2(sc, UHCI_STS) & UHCI_STS_ALLINTRS;
   1313  1.127     soren 	if (status == 0)	/* The interrupt was not for us. */
   1314  1.127     soren 		return (0);
   1315  1.127     soren 
   1316  1.117  augustss 	if (sc->sc_suspend != PWR_RESUME) {
   1317  1.201  jmcneill #ifdef DIAGNOSTIC
   1318  1.117  augustss 		printf("%s: interrupt while not operating ignored\n",
   1319  1.216  drochner 		       device_xname(sc->sc_dev));
   1320  1.201  jmcneill #endif
   1321  1.134  augustss 		UWRITE2(sc, UHCI_STS, status); /* acknowledge the ints */
   1322  1.117  augustss 		return (0);
   1323  1.117  augustss 	}
   1324   1.44  augustss 
   1325   1.44  augustss 	ack = 0;
   1326   1.44  augustss 	if (status & UHCI_STS_USBINT)
   1327   1.44  augustss 		ack |= UHCI_STS_USBINT;
   1328   1.44  augustss 	if (status & UHCI_STS_USBEI)
   1329   1.44  augustss 		ack |= UHCI_STS_USBEI;
   1330    1.1  augustss 	if (status & UHCI_STS_RD) {
   1331   1.44  augustss 		ack |= UHCI_STS_RD;
   1332  1.118  augustss #ifdef UHCI_DEBUG
   1333  1.216  drochner 		printf("%s: resume detect\n", device_xname(sc->sc_dev));
   1334  1.118  augustss #endif
   1335    1.1  augustss 	}
   1336    1.1  augustss 	if (status & UHCI_STS_HSE) {
   1337   1.44  augustss 		ack |= UHCI_STS_HSE;
   1338  1.216  drochner 		printf("%s: host system error\n", device_xname(sc->sc_dev));
   1339    1.1  augustss 	}
   1340    1.1  augustss 	if (status & UHCI_STS_HCPE) {
   1341   1.44  augustss 		ack |= UHCI_STS_HCPE;
   1342  1.152  augustss 		printf("%s: host controller process error\n",
   1343  1.216  drochner 		       device_xname(sc->sc_dev));
   1344   1.44  augustss 	}
   1345  1.233   msaitoh 
   1346  1.233   msaitoh 	/* When HCHalted=1 and Run/Stop=0 , it is normal */
   1347  1.233   msaitoh 	if ((status & UHCI_STS_HCH) && (UREAD2(sc, UHCI_CMD) & UHCI_CMD_RS)) {
   1348   1.44  augustss 		/* no acknowledge needed */
   1349  1.136  augustss 		if (!sc->sc_dying) {
   1350  1.152  augustss 			printf("%s: host controller halted\n",
   1351  1.216  drochner 			    device_xname(sc->sc_dev));
   1352  1.110  augustss #ifdef UHCI_DEBUG
   1353  1.136  augustss 			uhci_dump_all(sc);
   1354  1.110  augustss #endif
   1355  1.136  augustss 		}
   1356  1.136  augustss 		sc->sc_dying = 1;
   1357    1.1  augustss 	}
   1358   1.44  augustss 
   1359  1.132  augustss 	if (!ack)
   1360  1.132  augustss 		return (0);	/* nothing to acknowledge */
   1361  1.132  augustss 	UWRITE2(sc, UHCI_STS, ack); /* acknowledge the ints */
   1362    1.1  augustss 
   1363   1.85  augustss 	sc->sc_bus.no_intrs++;
   1364   1.85  augustss 	usb_schedsoftintr(&sc->sc_bus);
   1365   1.85  augustss 
   1366  1.216  drochner 	DPRINTFN(15, ("%s: uhci_intr: exit\n", device_xname(sc->sc_dev)));
   1367   1.85  augustss 
   1368   1.85  augustss 	return (1);
   1369   1.85  augustss }
   1370   1.85  augustss 
   1371   1.85  augustss void
   1372  1.133  augustss uhci_softintr(void *v)
   1373   1.85  augustss {
   1374  1.216  drochner 	struct usbd_bus *bus = v;
   1375  1.216  drochner 	uhci_softc_t *sc = bus->hci_private;
   1376  1.178    martin 	uhci_intr_info_t *ii, *nextii;
   1377   1.85  augustss 
   1378  1.248       mrg 	KASSERT(sc->sc_bus.use_polling || mutex_owned(&sc->sc_lock));
   1379  1.248       mrg 
   1380  1.247       mrg 	DPRINTFN(10,("%s: uhci_softintr\n", device_xname(sc->sc_dev)));
   1381   1.50  augustss 
   1382    1.1  augustss 	/*
   1383    1.1  augustss 	 * Interrupts on UHCI really suck.  When the host controller
   1384    1.1  augustss 	 * interrupts because a transfer is completed there is no
   1385    1.1  augustss 	 * way of knowing which transfer it was.  You can scan down
   1386    1.1  augustss 	 * the TDs and QHs of the previous frame to limit the search,
   1387    1.1  augustss 	 * but that assumes that the interrupt was not delayed by more
   1388    1.1  augustss 	 * than 1 ms, which may not always be true (e.g. after debug
   1389    1.1  augustss 	 * output on a slow console).
   1390    1.1  augustss 	 * We scan all interrupt descriptors to see if any have
   1391    1.1  augustss 	 * completed.
   1392    1.1  augustss 	 */
   1393  1.178    martin 	for (ii = LIST_FIRST(&sc->sc_intrhead); ii; ii = nextii) {
   1394  1.178    martin 		nextii = LIST_NEXT(ii, list);
   1395    1.1  augustss 		uhci_check_intr(sc, ii);
   1396  1.178    martin 	}
   1397    1.1  augustss 
   1398  1.153  augustss 	if (sc->sc_softwake) {
   1399  1.153  augustss 		sc->sc_softwake = 0;
   1400  1.248       mrg 		cv_broadcast(&sc->sc_softwake_cv);
   1401  1.153  augustss 	}
   1402    1.1  augustss }
   1403    1.1  augustss 
   1404    1.1  augustss /* Check for an interrupt. */
   1405    1.1  augustss void
   1406  1.205  christos uhci_check_intr(uhci_softc_t *sc, uhci_intr_info_t *ii)
   1407    1.1  augustss {
   1408    1.1  augustss 	uhci_soft_td_t *std, *lstd;
   1409   1.18  augustss 	u_int32_t status;
   1410    1.1  augustss 
   1411    1.1  augustss 	DPRINTFN(15, ("uhci_check_intr: ii=%p\n", ii));
   1412    1.1  augustss #ifdef DIAGNOSTIC
   1413   1.63  augustss 	if (ii == NULL) {
   1414    1.1  augustss 		printf("uhci_check_intr: no ii? %p\n", ii);
   1415    1.1  augustss 		return;
   1416    1.1  augustss 	}
   1417    1.1  augustss #endif
   1418  1.155  augustss 	if (ii->xfer->status == USBD_CANCELLED ||
   1419  1.155  augustss 	    ii->xfer->status == USBD_TIMEOUT) {
   1420  1.155  augustss 		DPRINTF(("uhci_check_intr: aborted xfer=%p\n", ii->xfer));
   1421  1.155  augustss 		return;
   1422  1.155  augustss 	}
   1423  1.155  augustss 
   1424   1.63  augustss 	if (ii->stdstart == NULL)
   1425    1.1  augustss 		return;
   1426    1.1  augustss 	lstd = ii->stdend;
   1427    1.1  augustss #ifdef DIAGNOSTIC
   1428   1.63  augustss 	if (lstd == NULL) {
   1429    1.1  augustss 		printf("uhci_check_intr: std==0\n");
   1430    1.1  augustss 		return;
   1431    1.1  augustss 	}
   1432    1.1  augustss #endif
   1433  1.223    bouyer 	usb_syncmem(&lstd->dma,
   1434  1.223    bouyer 	    lstd->offs + offsetof(uhci_td_t, td_status),
   1435  1.223    bouyer 	    sizeof(lstd->td.td_status),
   1436  1.223    bouyer 	    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   1437  1.256   tsutsui 	status = le32toh(lstd->td.td_status);
   1438  1.256   tsutsui 	usb_syncmem(&lstd->dma,
   1439  1.256   tsutsui 	    lstd->offs + offsetof(uhci_td_t, td_status),
   1440  1.256   tsutsui 	    sizeof(lstd->td.td_status),
   1441  1.256   tsutsui 	    BUS_DMASYNC_PREREAD);
   1442  1.258     skrll 
   1443  1.258     skrll 	/* If the last TD is not marked active we can complete */
   1444  1.258     skrll 	if (!(status & UHCI_TD_ACTIVE)) {
   1445  1.258     skrll  done:
   1446  1.258     skrll 		DPRINTFN(12, ("uhci_check_intr: ii=%p done\n", ii));
   1447  1.258     skrll 		callout_stop(&ii->xfer->timeout_handle);
   1448  1.258     skrll 		uhci_idone(ii);
   1449  1.258     skrll 		return;
   1450  1.258     skrll 	}
   1451  1.258     skrll 
   1452  1.258     skrll 	/*
   1453  1.258     skrll 	 * If the last TD is still active we need to check whether there
   1454  1.258     skrll 	 * is an error somewhere in the middle, or whether there was a
   1455  1.258     skrll 	 * short packet (SPD and not ACTIVE).
   1456  1.258     skrll 	 */
   1457  1.258     skrll 	DPRINTFN(12, ("uhci_check_intr: active ii=%p\n", ii));
   1458  1.258     skrll 	for (std = ii->stdstart; std != lstd; std = std->link.std) {
   1459  1.258     skrll 		usb_syncmem(&std->dma,
   1460  1.258     skrll 		    std->offs + offsetof(uhci_td_t, td_status),
   1461  1.258     skrll 		    sizeof(std->td.td_status),
   1462  1.258     skrll 		    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   1463  1.258     skrll 		status = le32toh(std->td.td_status);
   1464  1.258     skrll 		usb_syncmem(&std->dma,
   1465  1.258     skrll 		    std->offs + offsetof(uhci_td_t, td_status),
   1466  1.258     skrll 		    sizeof(std->td.td_status), BUS_DMASYNC_PREREAD);
   1467  1.258     skrll 
   1468  1.258     skrll 		/* If there's an active TD the xfer isn't done. */
   1469  1.258     skrll 		if (status & UHCI_TD_ACTIVE) {
   1470  1.258     skrll 			DPRINTFN(12, ("%s: ii=%p std=%p still active\n",
   1471  1.258     skrll 			    __func__, ii, std));
   1472  1.258     skrll 			return;
   1473  1.258     skrll 		}
   1474  1.258     skrll 
   1475  1.258     skrll 		/* Any kind of error makes the xfer done. */
   1476  1.258     skrll 		if (status & UHCI_TD_STALLED)
   1477  1.258     skrll 			goto done;
   1478  1.258     skrll 
   1479  1.258     skrll 		/*
   1480  1.258     skrll 		 * If the data phase of a control transfer is short, we need
   1481  1.258     skrll 		 * to complete the status stage
   1482  1.258     skrll 		 */
   1483  1.258     skrll 		usbd_xfer_handle xfer = ii->xfer;
   1484  1.258     skrll 		usb_endpoint_descriptor_t *ed = xfer->pipe->endpoint->edesc;
   1485  1.258     skrll 		uint8_t xfertype = UE_GET_XFERTYPE(ed->bmAttributes);
   1486  1.258     skrll 
   1487  1.258     skrll 		if ((status & UHCI_TD_SPD) && xfertype == UE_CONTROL) {
   1488  1.258     skrll 			struct uhci_pipe *upipe =
   1489  1.258     skrll 			    (struct uhci_pipe *)xfer->pipe;
   1490  1.258     skrll 			uhci_soft_qh_t *sqh = upipe->u.ctl.sqh;
   1491  1.258     skrll 			uhci_soft_td_t *stat = upipe->u.ctl.stat;
   1492  1.258     skrll 
   1493  1.258     skrll 			DPRINTFN(12, ("%s: ii=%p std=%p control status"
   1494  1.258     skrll 			    "phase needs completion\n", __func__, ii,
   1495  1.258     skrll 			    ii->stdstart));
   1496  1.258     skrll 
   1497  1.258     skrll 			sqh->qh.qh_elink =
   1498  1.258     skrll 			    htole32(stat->physaddr | UHCI_PTR_TD);
   1499  1.258     skrll 			usb_syncmem(&sqh->dma, sqh->offs, sizeof(sqh->qh),
   1500  1.258     skrll 			    BUS_DMASYNC_PREWRITE);
   1501  1.258     skrll 			break;
   1502  1.258     skrll 		}
   1503  1.258     skrll 
   1504  1.258     skrll 		/* We want short packets, and it is short: it's done */
   1505  1.258     skrll 		usb_syncmem(&std->dma,
   1506  1.258     skrll 		    std->offs + offsetof(uhci_td_t, td_token),
   1507  1.258     skrll 		    sizeof(std->td.td_token),
   1508  1.258     skrll 		    BUS_DMASYNC_POSTWRITE);
   1509  1.258     skrll 
   1510  1.258     skrll 		if ((status & UHCI_TD_SPD) &&
   1511  1.258     skrll 			UHCI_TD_GET_ACTLEN(status) <
   1512  1.258     skrll 			UHCI_TD_GET_MAXLEN(le32toh(std->td.td_token))) {
   1513  1.258     skrll 			goto done;
   1514   1.18  augustss 		}
   1515    1.1  augustss 	}
   1516    1.1  augustss }
   1517    1.1  augustss 
   1518  1.248       mrg /* Called with USB lock held. */
   1519    1.1  augustss void
   1520  1.119  augustss uhci_idone(uhci_intr_info_t *ii)
   1521    1.1  augustss {
   1522   1.63  augustss 	usbd_xfer_handle xfer = ii->xfer;
   1523   1.63  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)xfer->pipe;
   1524  1.248       mrg #ifdef DIAGNOSTIC
   1525  1.248       mrg 	uhci_softc_t *sc = upipe->pipe.device->bus->hci_private;
   1526  1.248       mrg #endif
   1527    1.1  augustss 	uhci_soft_td_t *std;
   1528   1.67  augustss 	u_int32_t status = 0, nstatus;
   1529   1.26  augustss 	int actlen;
   1530    1.1  augustss 
   1531  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   1532  1.248       mrg 
   1533  1.140  augustss 	DPRINTFN(12, ("uhci_idone: ii=%p\n", ii));
   1534    1.7  augustss #ifdef DIAGNOSTIC
   1535    1.7  augustss 	{
   1536  1.248       mrg 		/* XXX SMP? */
   1537    1.7  augustss 		int s = splhigh();
   1538    1.7  augustss 		if (ii->isdone) {
   1539   1.26  augustss 			splx(s);
   1540   1.92  augustss #ifdef UHCI_DEBUG
   1541   1.92  augustss 			printf("uhci_idone: ii is done!\n   ");
   1542   1.92  augustss 			uhci_dump_ii(ii);
   1543   1.92  augustss #else
   1544   1.36  augustss 			printf("uhci_idone: ii=%p is done!\n", ii);
   1545   1.92  augustss #endif
   1546    1.7  augustss 			return;
   1547    1.7  augustss 		}
   1548    1.7  augustss 		ii->isdone = 1;
   1549    1.7  augustss 		splx(s);
   1550    1.7  augustss 	}
   1551    1.7  augustss #endif
   1552   1.48  augustss 
   1553   1.63  augustss 	if (xfer->nframes != 0) {
   1554   1.48  augustss 		/* Isoc transfer, do things differently. */
   1555   1.48  augustss 		uhci_soft_td_t **stds = upipe->u.iso.stds;
   1556  1.126  augustss 		int i, n, nframes, len;
   1557   1.48  augustss 
   1558   1.48  augustss 		DPRINTFN(5,("uhci_idone: ii=%p isoc ready\n", ii));
   1559   1.48  augustss 
   1560   1.63  augustss 		nframes = xfer->nframes;
   1561   1.48  augustss 		actlen = 0;
   1562   1.92  augustss 		n = UXFER(xfer)->curframe;
   1563   1.48  augustss 		for (i = 0; i < nframes; i++) {
   1564   1.48  augustss 			std = stds[n];
   1565   1.59  augustss #ifdef UHCI_DEBUG
   1566   1.48  augustss 			if (uhcidebug > 5) {
   1567   1.48  augustss 				DPRINTFN(-1,("uhci_idone: isoc TD %d\n", i));
   1568   1.48  augustss 				uhci_dump_td(std);
   1569   1.48  augustss 			}
   1570   1.48  augustss #endif
   1571   1.48  augustss 			if (++n >= UHCI_VFRAMELIST_COUNT)
   1572   1.48  augustss 				n = 0;
   1573  1.223    bouyer 			usb_syncmem(&std->dma,
   1574  1.223    bouyer 			    std->offs + offsetof(uhci_td_t, td_status),
   1575  1.223    bouyer 			    sizeof(std->td.td_status),
   1576  1.223    bouyer 			    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   1577   1.88   tsutsui 			status = le32toh(std->td.td_status);
   1578  1.126  augustss 			len = UHCI_TD_GET_ACTLEN(status);
   1579  1.126  augustss 			xfer->frlengths[i] = len;
   1580  1.126  augustss 			actlen += len;
   1581   1.48  augustss 		}
   1582   1.48  augustss 		upipe->u.iso.inuse -= nframes;
   1583   1.63  augustss 		xfer->actlen = actlen;
   1584   1.63  augustss 		xfer->status = USBD_NORMAL_COMPLETION;
   1585  1.140  augustss 		goto end;
   1586   1.48  augustss 	}
   1587   1.48  augustss 
   1588   1.59  augustss #ifdef UHCI_DEBUG
   1589   1.65  augustss 	DPRINTFN(10, ("uhci_idone: ii=%p, xfer=%p, pipe=%p ready\n",
   1590   1.65  augustss 		      ii, xfer, upipe));
   1591   1.48  augustss 	if (uhcidebug > 10)
   1592   1.48  augustss 		uhci_dump_tds(ii->stdstart);
   1593   1.48  augustss #endif
   1594   1.48  augustss 
   1595   1.26  augustss 	/* The transfer is done, compute actual length and status. */
   1596   1.26  augustss 	actlen = 0;
   1597   1.63  augustss 	for (std = ii->stdstart; std != NULL; std = std->link.std) {
   1598  1.223    bouyer 		usb_syncmem(&std->dma, std->offs, sizeof(std->td),
   1599  1.223    bouyer 		    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   1600   1.88   tsutsui 		nstatus = le32toh(std->td.td_status);
   1601   1.64  augustss 		if (nstatus & UHCI_TD_ACTIVE)
   1602   1.26  augustss 			break;
   1603   1.67  augustss 
   1604   1.64  augustss 		status = nstatus;
   1605   1.88   tsutsui 		if (UHCI_TD_GET_PID(le32toh(std->td.td_token)) !=
   1606   1.88   tsutsui 			UHCI_TD_PID_SETUP)
   1607   1.26  augustss 			actlen += UHCI_TD_GET_ACTLEN(status);
   1608  1.176   mycroft 		else {
   1609  1.176   mycroft 			/*
   1610  1.176   mycroft 			 * UHCI will report CRCTO in addition to a STALL or NAK
   1611  1.176   mycroft 			 * for a SETUP transaction.  See section 3.2.2, "TD
   1612  1.176   mycroft 			 * CONTROL AND STATUS".
   1613  1.176   mycroft 			 */
   1614  1.176   mycroft 			if (status & (UHCI_TD_STALLED | UHCI_TD_NAK))
   1615  1.176   mycroft 				status &= ~UHCI_TD_CRCTO;
   1616  1.176   mycroft 		}
   1617    1.1  augustss 	}
   1618   1.38  augustss 	/* If there are left over TDs we need to update the toggle. */
   1619   1.63  augustss 	if (std != NULL)
   1620   1.88   tsutsui 		upipe->nexttoggle = UHCI_TD_GET_DT(le32toh(std->td.td_token));
   1621   1.38  augustss 
   1622    1.1  augustss 	status &= UHCI_TD_ERROR;
   1623  1.152  augustss 	DPRINTFN(10, ("uhci_idone: actlen=%d, status=0x%x\n",
   1624   1.26  augustss 		      actlen, status));
   1625   1.63  augustss 	xfer->actlen = actlen;
   1626    1.1  augustss 	if (status != 0) {
   1627  1.122        tv #ifdef UHCI_DEBUG
   1628  1.122        tv 		char sbuf[128];
   1629  1.122        tv 
   1630  1.224  christos 		snprintb(sbuf, sizeof(sbuf),
   1631  1.224  christos 		    "\20\22BITSTUFF\23CRCTO\24NAK\25"
   1632  1.224  christos 		    "BABBLE\26DBUFFER\27STALLED\30ACTIVE",(u_int32_t)status);
   1633  1.122        tv 
   1634   1.75  augustss 		DPRINTFN((status == UHCI_TD_STALLED)*10,
   1635   1.36  augustss 			 ("uhci_idone: error, addr=%d, endpt=0x%02x, "
   1636  1.122        tv 			  "status 0x%s\n",
   1637   1.63  augustss 			  xfer->pipe->device->address,
   1638   1.63  augustss 			  xfer->pipe->endpoint->edesc->bEndpointAddress,
   1639  1.122        tv 			  sbuf));
   1640  1.122        tv #endif
   1641  1.122        tv 
   1642    1.1  augustss 		if (status == UHCI_TD_STALLED)
   1643   1.63  augustss 			xfer->status = USBD_STALLED;
   1644    1.1  augustss 		else
   1645   1.63  augustss 			xfer->status = USBD_IOERROR; /* more info XXX */
   1646    1.1  augustss 	} else {
   1647   1.63  augustss 		xfer->status = USBD_NORMAL_COMPLETION;
   1648    1.1  augustss 	}
   1649  1.140  augustss 
   1650  1.140  augustss  end:
   1651   1.63  augustss 	usb_transfer_complete(xfer);
   1652  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   1653  1.140  augustss 	DPRINTFN(12, ("uhci_idone: ii=%p done\n", ii));
   1654    1.1  augustss }
   1655    1.1  augustss 
   1656   1.13  augustss /*
   1657   1.13  augustss  * Called when a request does not complete.
   1658   1.13  augustss  */
   1659    1.1  augustss void
   1660  1.119  augustss uhci_timeout(void *addr)
   1661    1.1  augustss {
   1662    1.1  augustss 	uhci_intr_info_t *ii = addr;
   1663  1.153  augustss 	struct uhci_xfer *uxfer = UXFER(ii->xfer);
   1664  1.153  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)uxfer->xfer.pipe;
   1665  1.216  drochner 	uhci_softc_t *sc = upipe->pipe.device->bus->hci_private;
   1666  1.153  augustss 
   1667  1.153  augustss 	DPRINTF(("uhci_timeout: uxfer=%p\n", uxfer));
   1668  1.153  augustss 
   1669  1.153  augustss 	if (sc->sc_dying) {
   1670  1.248       mrg 		mutex_enter(&sc->sc_lock);
   1671  1.153  augustss 		uhci_abort_xfer(&uxfer->xfer, USBD_TIMEOUT);
   1672  1.248       mrg 		mutex_exit(&sc->sc_lock);
   1673  1.153  augustss 		return;
   1674  1.153  augustss 	}
   1675    1.1  augustss 
   1676  1.153  augustss 	/* Execute the abort in a process context. */
   1677  1.252  jmcneill 	usb_init_task(&uxfer->abort_task, uhci_timeout_task, ii->xfer,
   1678  1.252  jmcneill 	    USB_TASKQ_MPSAFE);
   1679  1.204     joerg 	usb_add_task(uxfer->xfer.pipe->device, &uxfer->abort_task,
   1680  1.204     joerg 	    USB_TASKQ_HC);
   1681  1.153  augustss }
   1682   1.51  augustss 
   1683  1.153  augustss void
   1684  1.153  augustss uhci_timeout_task(void *addr)
   1685  1.153  augustss {
   1686  1.153  augustss 	usbd_xfer_handle xfer = addr;
   1687  1.248       mrg 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   1688  1.153  augustss 
   1689  1.153  augustss 	DPRINTF(("uhci_timeout_task: xfer=%p\n", xfer));
   1690   1.67  augustss 
   1691  1.248       mrg 	mutex_enter(&sc->sc_lock);
   1692  1.153  augustss 	uhci_abort_xfer(xfer, USBD_TIMEOUT);
   1693  1.248       mrg 	mutex_exit(&sc->sc_lock);
   1694    1.1  augustss }
   1695    1.1  augustss 
   1696    1.1  augustss /*
   1697    1.1  augustss  * Wait here until controller claims to have an interrupt.
   1698    1.1  augustss  * Then call uhci_intr and return.  Use timeout to avoid waiting
   1699    1.1  augustss  * too long.
   1700   1.13  augustss  * Only used during boot when interrupts are not enabled yet.
   1701    1.1  augustss  */
   1702    1.1  augustss void
   1703  1.119  augustss uhci_waitintr(uhci_softc_t *sc, usbd_xfer_handle xfer)
   1704    1.1  augustss {
   1705   1.63  augustss 	int timo = xfer->timeout;
   1706   1.13  augustss 	uhci_intr_info_t *ii;
   1707   1.13  augustss 
   1708  1.248       mrg 	mutex_enter(&sc->sc_lock);
   1709  1.248       mrg 
   1710   1.26  augustss 	DPRINTFN(10,("uhci_waitintr: timeout = %dms\n", timo));
   1711    1.1  augustss 
   1712   1.63  augustss 	xfer->status = USBD_IN_PROGRESS;
   1713   1.26  augustss 	for (; timo >= 0; timo--) {
   1714  1.248       mrg 		usb_delay_ms_locked(&sc->sc_bus, 1, &sc->sc_lock);
   1715   1.26  augustss 		DPRINTFN(20,("uhci_waitintr: 0x%04x\n", UREAD2(sc, UHCI_STS)));
   1716    1.1  augustss 		if (UREAD2(sc, UHCI_STS) & UHCI_STS_USBINT) {
   1717  1.248       mrg 			mutex_spin_enter(&sc->sc_intr_lock);
   1718  1.141  augustss 			uhci_intr1(sc);
   1719  1.248       mrg 			mutex_spin_exit(&sc->sc_intr_lock);
   1720   1.63  augustss 			if (xfer->status != USBD_IN_PROGRESS)
   1721  1.248       mrg 				goto done;
   1722    1.1  augustss 		}
   1723    1.1  augustss 	}
   1724   1.13  augustss 
   1725   1.13  augustss 	/* Timeout */
   1726   1.13  augustss 	DPRINTF(("uhci_waitintr: timeout\n"));
   1727   1.13  augustss 	for (ii = LIST_FIRST(&sc->sc_intrhead);
   1728  1.152  augustss 	     ii != NULL && ii->xfer != xfer;
   1729   1.13  augustss 	     ii = LIST_NEXT(ii, list))
   1730   1.13  augustss 		;
   1731   1.41  augustss #ifdef DIAGNOSTIC
   1732   1.63  augustss 	if (ii == NULL)
   1733  1.163    provos 		panic("uhci_waitintr: lost intr_info");
   1734   1.41  augustss #endif
   1735   1.41  augustss 	uhci_idone(ii);
   1736  1.248       mrg 
   1737  1.248       mrg done:
   1738  1.248       mrg 	mutex_exit(&sc->sc_lock);
   1739    1.1  augustss }
   1740    1.1  augustss 
   1741    1.8  augustss void
   1742  1.119  augustss uhci_poll(struct usbd_bus *bus)
   1743    1.8  augustss {
   1744  1.216  drochner 	uhci_softc_t *sc = bus->hci_private;
   1745    1.8  augustss 
   1746  1.248       mrg 	if (UREAD2(sc, UHCI_STS) & UHCI_STS_USBINT) {
   1747  1.248       mrg 		mutex_spin_enter(&sc->sc_intr_lock);
   1748  1.141  augustss 		uhci_intr1(sc);
   1749  1.248       mrg 		mutex_spin_exit(&sc->sc_intr_lock);
   1750  1.248       mrg 	}
   1751    1.8  augustss }
   1752    1.8  augustss 
   1753    1.1  augustss void
   1754  1.119  augustss uhci_reset(uhci_softc_t *sc)
   1755    1.1  augustss {
   1756    1.1  augustss 	int n;
   1757    1.1  augustss 
   1758    1.1  augustss 	UHCICMD(sc, UHCI_CMD_HCRESET);
   1759    1.1  augustss 	/* The reset bit goes low when the controller is done. */
   1760  1.152  augustss 	for (n = 0; n < UHCI_RESET_TIMEOUT &&
   1761    1.1  augustss 		    (UREAD2(sc, UHCI_CMD) & UHCI_CMD_HCRESET); n++)
   1762   1.92  augustss 		usb_delay_ms(&sc->sc_bus, 1);
   1763    1.1  augustss 	if (n >= UHCI_RESET_TIMEOUT)
   1764  1.152  augustss 		printf("%s: controller did not reset\n",
   1765  1.216  drochner 		       device_xname(sc->sc_dev));
   1766    1.1  augustss }
   1767    1.1  augustss 
   1768   1.16  augustss usbd_status
   1769  1.249  drochner uhci_run(uhci_softc_t *sc, int run, int locked)
   1770    1.1  augustss {
   1771  1.248       mrg 	int n, running;
   1772   1.71  augustss 	u_int16_t cmd;
   1773    1.1  augustss 
   1774    1.1  augustss 	run = run != 0;
   1775  1.249  drochner 	if (!locked)
   1776  1.249  drochner 		mutex_spin_enter(&sc->sc_intr_lock);
   1777   1.30  augustss 	DPRINTF(("uhci_run: setting run=%d\n", run));
   1778   1.71  augustss 	cmd = UREAD2(sc, UHCI_CMD);
   1779   1.71  augustss 	if (run)
   1780   1.71  augustss 		cmd |= UHCI_CMD_RS;
   1781   1.71  augustss 	else
   1782   1.71  augustss 		cmd &= ~UHCI_CMD_RS;
   1783   1.71  augustss 	UHCICMD(sc, cmd);
   1784   1.13  augustss 	for(n = 0; n < 10; n++) {
   1785    1.1  augustss 		running = !(UREAD2(sc, UHCI_STS) & UHCI_STS_HCH);
   1786    1.1  augustss 		/* return when we've entered the state we want */
   1787    1.1  augustss 		if (run == running) {
   1788  1.249  drochner 			if (!locked)
   1789  1.249  drochner 				mutex_spin_exit(&sc->sc_intr_lock);
   1790   1.30  augustss 			DPRINTF(("uhci_run: done cmd=0x%x sts=0x%x\n",
   1791   1.30  augustss 				 UREAD2(sc, UHCI_CMD), UREAD2(sc, UHCI_STS)));
   1792   1.16  augustss 			return (USBD_NORMAL_COMPLETION);
   1793    1.1  augustss 		}
   1794  1.248       mrg 		usb_delay_ms_locked(&sc->sc_bus, 1, &sc->sc_intr_lock);
   1795    1.1  augustss 	}
   1796  1.249  drochner 	if (!locked)
   1797  1.249  drochner 		mutex_spin_exit(&sc->sc_intr_lock);
   1798  1.216  drochner 	printf("%s: cannot %s\n", device_xname(sc->sc_dev),
   1799   1.14  augustss 	       run ? "start" : "stop");
   1800   1.16  augustss 	return (USBD_IOERROR);
   1801    1.1  augustss }
   1802    1.1  augustss 
   1803    1.1  augustss /*
   1804    1.1  augustss  * Memory management routines.
   1805    1.1  augustss  *  uhci_alloc_std allocates TDs
   1806    1.1  augustss  *  uhci_alloc_sqh allocates QHs
   1807    1.7  augustss  * These two routines do their own free list management,
   1808    1.1  augustss  * partly for speed, partly because allocating DMAable memory
   1809    1.1  augustss  * has page size granularaity so much memory would be wasted if
   1810   1.16  augustss  * only one TD/QH (32 bytes) was placed in each allocated chunk.
   1811    1.1  augustss  */
   1812    1.1  augustss 
   1813    1.1  augustss uhci_soft_td_t *
   1814  1.119  augustss uhci_alloc_std(uhci_softc_t *sc)
   1815    1.1  augustss {
   1816    1.1  augustss 	uhci_soft_td_t *std;
   1817   1.63  augustss 	usbd_status err;
   1818   1.42  augustss 	int i, offs;
   1819    1.7  augustss 	usb_dma_t dma;
   1820    1.1  augustss 
   1821   1.63  augustss 	if (sc->sc_freetds == NULL) {
   1822    1.1  augustss 		DPRINTFN(2,("uhci_alloc_std: allocating chunk\n"));
   1823   1.63  augustss 		err = usb_allocmem(&sc->sc_bus, UHCI_STD_SIZE * UHCI_STD_CHUNK,
   1824   1.63  augustss 			  UHCI_TD_ALIGN, &dma);
   1825   1.63  augustss 		if (err)
   1826   1.16  augustss 			return (0);
   1827  1.248       mrg 		for (i = 0; i < UHCI_STD_CHUNK; i++) {
   1828   1.42  augustss 			offs = i * UHCI_STD_SIZE;
   1829  1.159  augustss 			std = KERNADDR(&dma, offs);
   1830  1.160  augustss 			std->physaddr = DMAADDR(&dma, offs);
   1831  1.223    bouyer 			std->dma = dma;
   1832  1.223    bouyer 			std->offs = offs;
   1833   1.42  augustss 			std->link.std = sc->sc_freetds;
   1834    1.1  augustss 			sc->sc_freetds = std;
   1835    1.1  augustss 		}
   1836    1.1  augustss 	}
   1837    1.1  augustss 	std = sc->sc_freetds;
   1838   1.42  augustss 	sc->sc_freetds = std->link.std;
   1839   1.42  augustss 	memset(&std->td, 0, sizeof(uhci_td_t));
   1840    1.1  augustss 	return std;
   1841    1.1  augustss }
   1842    1.1  augustss 
   1843    1.1  augustss void
   1844  1.119  augustss uhci_free_std(uhci_softc_t *sc, uhci_soft_td_t *std)
   1845    1.1  augustss {
   1846    1.7  augustss #ifdef DIAGNOSTIC
   1847    1.7  augustss #define TD_IS_FREE 0x12345678
   1848   1.88   tsutsui 	if (le32toh(std->td.td_token) == TD_IS_FREE) {
   1849    1.7  augustss 		printf("uhci_free_std: freeing free TD %p\n", std);
   1850    1.7  augustss 		return;
   1851    1.7  augustss 	}
   1852   1.88   tsutsui 	std->td.td_token = htole32(TD_IS_FREE);
   1853    1.7  augustss #endif
   1854   1.42  augustss 	std->link.std = sc->sc_freetds;
   1855    1.1  augustss 	sc->sc_freetds = std;
   1856    1.1  augustss }
   1857    1.1  augustss 
   1858    1.1  augustss uhci_soft_qh_t *
   1859  1.119  augustss uhci_alloc_sqh(uhci_softc_t *sc)
   1860    1.1  augustss {
   1861    1.1  augustss 	uhci_soft_qh_t *sqh;
   1862   1.63  augustss 	usbd_status err;
   1863    1.1  augustss 	int i, offs;
   1864    1.7  augustss 	usb_dma_t dma;
   1865    1.1  augustss 
   1866   1.63  augustss 	if (sc->sc_freeqhs == NULL) {
   1867    1.1  augustss 		DPRINTFN(2, ("uhci_alloc_sqh: allocating chunk\n"));
   1868   1.63  augustss 		err = usb_allocmem(&sc->sc_bus, UHCI_SQH_SIZE * UHCI_SQH_CHUNK,
   1869   1.63  augustss 			  UHCI_QH_ALIGN, &dma);
   1870   1.63  augustss 		if (err)
   1871   1.63  augustss 			return (0);
   1872   1.43  augustss 		for(i = 0; i < UHCI_SQH_CHUNK; i++) {
   1873   1.42  augustss 			offs = i * UHCI_SQH_SIZE;
   1874  1.159  augustss 			sqh = KERNADDR(&dma, offs);
   1875  1.160  augustss 			sqh->physaddr = DMAADDR(&dma, offs);
   1876  1.223    bouyer 			sqh->dma = dma;
   1877  1.223    bouyer 			sqh->offs = offs;
   1878   1.42  augustss 			sqh->hlink = sc->sc_freeqhs;
   1879    1.1  augustss 			sc->sc_freeqhs = sqh;
   1880    1.1  augustss 		}
   1881    1.1  augustss 	}
   1882    1.1  augustss 	sqh = sc->sc_freeqhs;
   1883   1.42  augustss 	sc->sc_freeqhs = sqh->hlink;
   1884   1.42  augustss 	memset(&sqh->qh, 0, sizeof(uhci_qh_t));
   1885   1.16  augustss 	return (sqh);
   1886    1.1  augustss }
   1887    1.1  augustss 
   1888    1.1  augustss void
   1889  1.119  augustss uhci_free_sqh(uhci_softc_t *sc, uhci_soft_qh_t *sqh)
   1890    1.1  augustss {
   1891   1.42  augustss 	sqh->hlink = sc->sc_freeqhs;
   1892    1.1  augustss 	sc->sc_freeqhs = sqh;
   1893    1.1  augustss }
   1894    1.1  augustss 
   1895    1.1  augustss void
   1896  1.119  augustss uhci_free_std_chain(uhci_softc_t *sc, uhci_soft_td_t *std,
   1897  1.119  augustss 		    uhci_soft_td_t *stdend)
   1898    1.1  augustss {
   1899    1.1  augustss 	uhci_soft_td_t *p;
   1900  1.256   tsutsui 	uint32_t td_link;
   1901    1.1  augustss 
   1902  1.223    bouyer 	/*
   1903  1.223    bouyer 	 * to avoid race condition with the controller which may be looking
   1904  1.223    bouyer 	 * at this chain, we need to first invalidate all links, and
   1905  1.223    bouyer 	 * then wait for the controller to move to another queue
   1906  1.223    bouyer 	 */
   1907  1.223    bouyer 	for (p = std; p != stdend; p = p->link.std) {
   1908  1.223    bouyer 		usb_syncmem(&p->dma,
   1909  1.223    bouyer 		    p->offs + offsetof(uhci_td_t, td_link),
   1910  1.223    bouyer 		    sizeof(p->td.td_link),
   1911  1.223    bouyer 		    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   1912  1.256   tsutsui 		td_link = le32toh(p->td.td_link);
   1913  1.256   tsutsui 		usb_syncmem(&p->dma,
   1914  1.256   tsutsui 		    p->offs + offsetof(uhci_td_t, td_link),
   1915  1.256   tsutsui 		    sizeof(p->td.td_link),
   1916  1.256   tsutsui 		    BUS_DMASYNC_PREREAD);
   1917  1.256   tsutsui 		if ((td_link & UHCI_PTR_T) == 0) {
   1918  1.255   tsutsui 			p->td.td_link = htole32(UHCI_PTR_T);
   1919  1.223    bouyer 			usb_syncmem(&p->dma,
   1920  1.223    bouyer 			    p->offs + offsetof(uhci_td_t, td_link),
   1921  1.223    bouyer 			    sizeof(p->td.td_link),
   1922  1.223    bouyer 			    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   1923  1.223    bouyer 		}
   1924  1.223    bouyer 	}
   1925  1.223    bouyer 	delay(UHCI_QH_REMOVE_DELAY);
   1926  1.223    bouyer 
   1927    1.1  augustss 	for (; std != stdend; std = p) {
   1928   1.42  augustss 		p = std->link.std;
   1929    1.1  augustss 		uhci_free_std(sc, std);
   1930    1.1  augustss 	}
   1931    1.1  augustss }
   1932    1.1  augustss 
   1933    1.1  augustss usbd_status
   1934  1.119  augustss uhci_alloc_std_chain(struct uhci_pipe *upipe, uhci_softc_t *sc, int len,
   1935  1.119  augustss 		     int rd, u_int16_t flags, usb_dma_t *dma,
   1936  1.119  augustss 		     uhci_soft_td_t **sp, uhci_soft_td_t **ep)
   1937    1.1  augustss {
   1938    1.1  augustss 	uhci_soft_td_t *p, *lastp;
   1939    1.1  augustss 	uhci_physaddr_t lastlink;
   1940    1.1  augustss 	int i, ntd, l, tog, maxp;
   1941   1.18  augustss 	u_int32_t status;
   1942    1.1  augustss 	int addr = upipe->pipe.device->address;
   1943    1.1  augustss 	int endpt = upipe->pipe.endpoint->edesc->bEndpointAddress;
   1944    1.1  augustss 
   1945  1.144  augustss 	DPRINTFN(8, ("uhci_alloc_std_chain: addr=%d endpt=%d len=%d speed=%d "
   1946  1.152  augustss 		      "flags=0x%x\n", addr, UE_GET_ADDR(endpt), len,
   1947  1.144  augustss 		      upipe->pipe.device->speed, flags));
   1948  1.248       mrg 
   1949  1.257     skrll 	KASSERT(sc->sc_bus.use_polling || mutex_owned(&sc->sc_lock));
   1950  1.248       mrg 
   1951    1.4  augustss 	maxp = UGETW(upipe->pipe.endpoint->edesc->wMaxPacketSize);
   1952    1.1  augustss 	if (maxp == 0) {
   1953    1.1  augustss 		printf("uhci_alloc_std_chain: maxp=0\n");
   1954    1.1  augustss 		return (USBD_INVAL);
   1955    1.1  augustss 	}
   1956    1.1  augustss 	ntd = (len + maxp - 1) / maxp;
   1957   1.73  augustss 	if ((flags & USBD_FORCE_SHORT_XFER) && len % maxp == 0)
   1958   1.73  augustss 		ntd++;
   1959   1.39  augustss 	DPRINTFN(10, ("uhci_alloc_std_chain: maxp=%d ntd=%d\n", maxp, ntd));
   1960   1.73  augustss 	if (ntd == 0) {
   1961   1.73  augustss 		*sp = *ep = 0;
   1962   1.73  augustss 		DPRINTFN(-1,("uhci_alloc_std_chain: ntd=0\n"));
   1963   1.73  augustss 		return (USBD_NORMAL_COMPLETION);
   1964   1.73  augustss 	}
   1965   1.38  augustss 	tog = upipe->nexttoggle;
   1966    1.1  augustss 	if (ntd % 2 == 0)
   1967    1.1  augustss 		tog ^= 1;
   1968   1.32  augustss 	upipe->nexttoggle = tog ^ 1;
   1969  1.121  augustss 	lastp = NULL;
   1970    1.1  augustss 	lastlink = UHCI_PTR_T;
   1971    1.1  augustss 	ntd--;
   1972   1.33  augustss 	status = UHCI_TD_ZERO_ACTLEN(UHCI_TD_SET_ERRCNT(3) | UHCI_TD_ACTIVE);
   1973  1.144  augustss 	if (upipe->pipe.device->speed == USB_SPEED_LOW)
   1974   1.18  augustss 		status |= UHCI_TD_LS;
   1975   1.73  augustss 	if (flags & USBD_SHORT_XFER_OK)
   1976   1.18  augustss 		status |= UHCI_TD_SPD;
   1977  1.223    bouyer 	usb_syncmem(dma, 0, len,
   1978  1.223    bouyer 	    rd ? BUS_DMASYNC_PREREAD : BUS_DMASYNC_PREWRITE);
   1979    1.1  augustss 	for (i = ntd; i >= 0; i--) {
   1980    1.1  augustss 		p = uhci_alloc_std(sc);
   1981   1.63  augustss 		if (p == NULL) {
   1982  1.202  christos 			KASSERT(lastp != NULL);
   1983  1.149  augustss 			uhci_free_std_chain(sc, lastp, NULL);
   1984    1.1  augustss 			return (USBD_NOMEM);
   1985    1.1  augustss 		}
   1986   1.42  augustss 		p->link.std = lastp;
   1987  1.121  augustss 		p->td.td_link = htole32(lastlink | UHCI_PTR_VF | UHCI_PTR_TD);
   1988    1.1  augustss 		lastp = p;
   1989    1.1  augustss 		lastlink = p->physaddr;
   1990   1.88   tsutsui 		p->td.td_status = htole32(status);
   1991    1.1  augustss 		if (i == ntd) {
   1992    1.1  augustss 			/* last TD */
   1993    1.1  augustss 			l = len % maxp;
   1994   1.73  augustss 			if (l == 0 && !(flags & USBD_FORCE_SHORT_XFER))
   1995   1.73  augustss 				l = maxp;
   1996    1.1  augustss 			*ep = p;
   1997    1.1  augustss 		} else
   1998    1.1  augustss 			l = maxp;
   1999  1.152  augustss 		p->td.td_token =
   2000   1.88   tsutsui 		    htole32(rd ? UHCI_TD_IN (l, endpt, addr, tog) :
   2001   1.88   tsutsui 				 UHCI_TD_OUT(l, endpt, addr, tog));
   2002  1.160  augustss 		p->td.td_buffer = htole32(DMAADDR(dma, i * maxp));
   2003  1.223    bouyer 		usb_syncmem(&p->dma, p->offs, sizeof(p->td),
   2004  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   2005    1.1  augustss 		tog ^= 1;
   2006    1.1  augustss 	}
   2007    1.1  augustss 	*sp = lastp;
   2008  1.152  augustss 	DPRINTFN(10, ("uhci_alloc_std_chain: nexttog=%d\n",
   2009   1.38  augustss 		      upipe->nexttoggle));
   2010    1.1  augustss 	return (USBD_NORMAL_COMPLETION);
   2011    1.1  augustss }
   2012    1.1  augustss 
   2013   1.38  augustss void
   2014  1.119  augustss uhci_device_clear_toggle(usbd_pipe_handle pipe)
   2015   1.38  augustss {
   2016   1.38  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)pipe;
   2017   1.38  augustss 	upipe->nexttoggle = 0;
   2018   1.38  augustss }
   2019   1.38  augustss 
   2020   1.38  augustss void
   2021  1.205  christos uhci_noop(usbd_pipe_handle pipe)
   2022   1.38  augustss {
   2023   1.38  augustss }
   2024   1.38  augustss 
   2025    1.1  augustss usbd_status
   2026  1.119  augustss uhci_device_bulk_transfer(usbd_xfer_handle xfer)
   2027    1.1  augustss {
   2028  1.248       mrg 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   2029   1.63  augustss 	usbd_status err;
   2030   1.16  augustss 
   2031   1.52  augustss 	/* Insert last in queue. */
   2032  1.248       mrg 	mutex_enter(&sc->sc_lock);
   2033   1.63  augustss 	err = usb_insert_transfer(xfer);
   2034  1.248       mrg 	mutex_exit(&sc->sc_lock);
   2035   1.63  augustss 	if (err)
   2036   1.63  augustss 		return (err);
   2037   1.52  augustss 
   2038  1.152  augustss 	/*
   2039   1.92  augustss 	 * Pipe isn't running (otherwise err would be USBD_INPROG),
   2040   1.92  augustss 	 * so start it first.
   2041   1.67  augustss 	 */
   2042   1.63  augustss 	return (uhci_device_bulk_start(SIMPLEQ_FIRST(&xfer->pipe->queue)));
   2043   1.16  augustss }
   2044   1.16  augustss 
   2045   1.16  augustss usbd_status
   2046  1.119  augustss uhci_device_bulk_start(usbd_xfer_handle xfer)
   2047   1.16  augustss {
   2048   1.63  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)xfer->pipe;
   2049    1.1  augustss 	usbd_device_handle dev = upipe->pipe.device;
   2050  1.216  drochner 	uhci_softc_t *sc = dev->bus->hci_private;
   2051   1.92  augustss 	uhci_intr_info_t *ii = &UXFER(xfer)->iinfo;
   2052   1.55  augustss 	uhci_soft_td_t *data, *dataend;
   2053    1.1  augustss 	uhci_soft_qh_t *sqh;
   2054   1.63  augustss 	usbd_status err;
   2055   1.45  augustss 	int len, isread, endpt;
   2056    1.1  augustss 
   2057  1.169  augustss 	DPRINTFN(3, ("uhci_device_bulk_start: xfer=%p len=%d flags=%d ii=%p\n",
   2058  1.169  augustss 		     xfer, xfer->length, xfer->flags, ii));
   2059    1.1  augustss 
   2060   1.82  augustss 	if (sc->sc_dying)
   2061   1.82  augustss 		return (USBD_IOERROR);
   2062   1.82  augustss 
   2063   1.48  augustss #ifdef DIAGNOSTIC
   2064   1.63  augustss 	if (xfer->rqflags & URQ_REQUEST)
   2065  1.163    provos 		panic("uhci_device_bulk_transfer: a request");
   2066   1.48  augustss #endif
   2067    1.1  augustss 
   2068  1.248       mrg 	mutex_enter(&sc->sc_lock);
   2069  1.248       mrg 
   2070   1.63  augustss 	len = xfer->length;
   2071  1.102  augustss 	endpt = upipe->pipe.endpoint->edesc->bEndpointAddress;
   2072   1.45  augustss 	isread = UE_GET_DIR(endpt) == UE_DIR_IN;
   2073    1.1  augustss 	sqh = upipe->u.bulk.sqh;
   2074    1.1  augustss 
   2075    1.1  augustss 	upipe->u.bulk.isread = isread;
   2076    1.1  augustss 	upipe->u.bulk.length = len;
   2077    1.1  augustss 
   2078   1.73  augustss 	err = uhci_alloc_std_chain(upipe, sc, len, isread, xfer->flags,
   2079   1.73  augustss 				   &xfer->dmabuf, &data, &dataend);
   2080  1.248       mrg 	if (err) {
   2081  1.248       mrg 		mutex_exit(&sc->sc_lock);
   2082   1.63  augustss 		return (err);
   2083  1.248       mrg 	}
   2084   1.88   tsutsui 	dataend->td.td_status |= htole32(UHCI_TD_IOC);
   2085  1.223    bouyer 	usb_syncmem(&dataend->dma,
   2086  1.223    bouyer 	    dataend->offs + offsetof(uhci_td_t, td_status),
   2087  1.223    bouyer 	    sizeof(dataend->td.td_status),
   2088  1.223    bouyer 	    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   2089  1.223    bouyer 
   2090    1.1  augustss 
   2091   1.59  augustss #ifdef UHCI_DEBUG
   2092   1.33  augustss 	if (uhcidebug > 8) {
   2093   1.55  augustss 		DPRINTF(("uhci_device_bulk_transfer: data(1)\n"));
   2094   1.55  augustss 		uhci_dump_tds(data);
   2095    1.1  augustss 	}
   2096    1.1  augustss #endif
   2097    1.1  augustss 
   2098    1.1  augustss 	/* Set up interrupt info. */
   2099   1.63  augustss 	ii->xfer = xfer;
   2100   1.55  augustss 	ii->stdstart = data;
   2101   1.55  augustss 	ii->stdend = dataend;
   2102    1.7  augustss #ifdef DIAGNOSTIC
   2103   1.70  augustss 	if (!ii->isdone) {
   2104   1.70  augustss 		printf("uhci_device_bulk_transfer: not done, ii=%p\n", ii);
   2105   1.70  augustss 	}
   2106    1.7  augustss 	ii->isdone = 0;
   2107    1.7  augustss #endif
   2108    1.1  augustss 
   2109   1.55  augustss 	sqh->elink = data;
   2110  1.121  augustss 	sqh->qh.qh_elink = htole32(data->physaddr | UHCI_PTR_TD);
   2111  1.223    bouyer 	/* uhci_add_bulk() will do usb_syncmem(sqh) */
   2112    1.1  augustss 
   2113    1.1  augustss 	uhci_add_bulk(sc, sqh);
   2114   1.92  augustss 	uhci_add_intr_info(sc, ii);
   2115    1.1  augustss 
   2116   1.63  augustss 	if (xfer->timeout && !sc->sc_bus.use_polling) {
   2117  1.234    dyoung 		callout_reset(&xfer->timeout_handle, mstohz(xfer->timeout),
   2118   1.91  augustss 			    uhci_timeout, ii);
   2119   1.13  augustss 	}
   2120   1.92  augustss 	xfer->status = USBD_IN_PROGRESS;
   2121    1.1  augustss 
   2122   1.59  augustss #ifdef UHCI_DEBUG
   2123    1.1  augustss 	if (uhcidebug > 10) {
   2124   1.55  augustss 		DPRINTF(("uhci_device_bulk_transfer: data(2)\n"));
   2125   1.55  augustss 		uhci_dump_tds(data);
   2126    1.1  augustss 	}
   2127    1.1  augustss #endif
   2128    1.1  augustss 
   2129   1.26  augustss 	if (sc->sc_bus.use_polling)
   2130   1.63  augustss 		uhci_waitintr(sc, xfer);
   2131   1.26  augustss 
   2132  1.248       mrg 	mutex_exit(&sc->sc_lock);
   2133    1.1  augustss 	return (USBD_IN_PROGRESS);
   2134    1.1  augustss }
   2135    1.1  augustss 
   2136    1.1  augustss /* Abort a device bulk request. */
   2137    1.1  augustss void
   2138  1.119  augustss uhci_device_bulk_abort(usbd_xfer_handle xfer)
   2139    1.1  augustss {
   2140  1.248       mrg #ifdef DIAGNOSTIC
   2141  1.248       mrg 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   2142  1.248       mrg #endif
   2143  1.248       mrg 
   2144  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   2145  1.248       mrg 
   2146   1.33  augustss 	DPRINTF(("uhci_device_bulk_abort:\n"));
   2147   1.66  augustss 	uhci_abort_xfer(xfer, USBD_CANCELLED);
   2148   1.33  augustss }
   2149   1.33  augustss 
   2150   1.92  augustss /*
   2151  1.154  augustss  * Abort a device request.
   2152  1.154  augustss  * If this routine is called at splusb() it guarantees that the request
   2153  1.154  augustss  * will be removed from the hardware scheduling and that the callback
   2154  1.154  augustss  * for it will be called with USBD_CANCELLED status.
   2155  1.154  augustss  * It's impossible to guarantee that the requested transfer will not
   2156  1.154  augustss  * have happened since the hardware runs concurrently.
   2157  1.154  augustss  * If the transaction has already happened we rely on the ordinary
   2158  1.154  augustss  * interrupt processing to process it.
   2159  1.248       mrg  * XXX This is most probably wrong.
   2160  1.248       mrg  * XXXMRG this doesn't make sense anymore.
   2161   1.92  augustss  */
   2162   1.33  augustss void
   2163  1.119  augustss uhci_abort_xfer(usbd_xfer_handle xfer, usbd_status status)
   2164   1.33  augustss {
   2165   1.92  augustss 	uhci_intr_info_t *ii = &UXFER(xfer)->iinfo;
   2166  1.153  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)xfer->pipe;
   2167  1.216  drochner 	uhci_softc_t *sc = upipe->pipe.device->bus->hci_private;
   2168   1.33  augustss 	uhci_soft_td_t *std;
   2169  1.188  augustss 	int wake;
   2170   1.65  augustss 
   2171  1.106  augustss 	DPRINTFN(1,("uhci_abort_xfer: xfer=%p, status=%d\n", xfer, status));
   2172   1.33  augustss 
   2173  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   2174  1.248       mrg 
   2175  1.153  augustss 	if (sc->sc_dying) {
   2176  1.153  augustss 		/* If we're dying, just do the software part. */
   2177  1.153  augustss 		xfer->status = status;	/* make software ignore it */
   2178  1.234    dyoung 		callout_stop(&xfer->timeout_handle);
   2179  1.153  augustss 		usb_transfer_complete(xfer);
   2180  1.194  christos 		return;
   2181   1.92  augustss 	}
   2182   1.92  augustss 
   2183  1.247       mrg 	if (cpu_intr_p() || cpu_softintr_p())
   2184  1.163    provos 		panic("uhci_abort_xfer: not in process context");
   2185  1.153  augustss 
   2186  1.153  augustss 	/*
   2187  1.188  augustss 	 * If an abort is already in progress then just wait for it to
   2188  1.188  augustss 	 * complete and return.
   2189  1.188  augustss 	 */
   2190  1.188  augustss 	if (xfer->hcflags & UXFER_ABORTING) {
   2191  1.188  augustss 		DPRINTFN(2, ("uhci_abort_xfer: already aborting\n"));
   2192  1.188  augustss #ifdef DIAGNOSTIC
   2193  1.188  augustss 		if (status == USBD_TIMEOUT)
   2194  1.188  augustss 			printf("uhci_abort_xfer: TIMEOUT while aborting\n");
   2195  1.188  augustss #endif
   2196  1.188  augustss 		/* Override the status which might be USBD_TIMEOUT. */
   2197  1.188  augustss 		xfer->status = status;
   2198  1.188  augustss 		DPRINTFN(2, ("uhci_abort_xfer: waiting for abort to finish\n"));
   2199  1.188  augustss 		xfer->hcflags |= UXFER_ABORTWAIT;
   2200  1.188  augustss 		while (xfer->hcflags & UXFER_ABORTING)
   2201  1.248       mrg 			cv_wait(&xfer->hccv, &sc->sc_lock);
   2202  1.248       mrg 		goto done;
   2203  1.188  augustss 	}
   2204  1.188  augustss 	xfer->hcflags |= UXFER_ABORTING;
   2205  1.188  augustss 
   2206  1.188  augustss 	/*
   2207  1.153  augustss 	 * Step 1: Make interrupt routine and hardware ignore xfer.
   2208  1.153  augustss 	 */
   2209  1.153  augustss 	xfer->status = status;	/* make software ignore it */
   2210  1.234    dyoung 	callout_stop(&xfer->timeout_handle);
   2211  1.153  augustss 	DPRINTFN(1,("uhci_abort_xfer: stop ii=%p\n", ii));
   2212  1.223    bouyer 	for (std = ii->stdstart; std != NULL; std = std->link.std) {
   2213  1.223    bouyer 		usb_syncmem(&std->dma,
   2214  1.223    bouyer 		    std->offs + offsetof(uhci_td_t, td_status),
   2215  1.223    bouyer 		    sizeof(std->td.td_status),
   2216  1.223    bouyer 		    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   2217   1.92  augustss 		std->td.td_status &= htole32(~(UHCI_TD_ACTIVE | UHCI_TD_IOC));
   2218  1.223    bouyer 		usb_syncmem(&std->dma,
   2219  1.223    bouyer 		    std->offs + offsetof(uhci_td_t, td_status),
   2220  1.223    bouyer 		    sizeof(std->td.td_status),
   2221  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   2222  1.223    bouyer 	}
   2223   1.92  augustss 
   2224  1.162  augustss 	/*
   2225  1.153  augustss 	 * Step 2: Wait until we know hardware has finished any possible
   2226  1.153  augustss 	 * use of the xfer.  Also make sure the soft interrupt routine
   2227  1.153  augustss 	 * has run.
   2228  1.153  augustss 	 */
   2229  1.248       mrg 	/* Hardware finishes in 1ms */
   2230  1.248       mrg 	usb_delay_ms_locked(upipe->pipe.device->bus, 2, &sc->sc_lock);
   2231  1.153  augustss 	sc->sc_softwake = 1;
   2232  1.153  augustss 	usb_schedsoftintr(&sc->sc_bus);
   2233  1.248       mrg 	DPRINTFN(1,("uhci_abort_xfer: cv_wait\n"));
   2234  1.248       mrg 	cv_wait(&sc->sc_softwake_cv, &sc->sc_lock);
   2235  1.162  augustss 
   2236  1.153  augustss 	/*
   2237  1.153  augustss 	 * Step 3: Execute callback.
   2238  1.153  augustss 	 */
   2239  1.154  augustss 	DPRINTFN(1,("uhci_abort_xfer: callback\n"));
   2240  1.100  augustss #ifdef DIAGNOSTIC
   2241  1.106  augustss 	ii->isdone = 1;
   2242  1.100  augustss #endif
   2243  1.188  augustss 	wake = xfer->hcflags & UXFER_ABORTWAIT;
   2244  1.188  augustss 	xfer->hcflags &= ~(UXFER_ABORTING | UXFER_ABORTWAIT);
   2245  1.106  augustss 	usb_transfer_complete(xfer);
   2246  1.188  augustss 	if (wake)
   2247  1.248       mrg 		cv_broadcast(&xfer->hccv);
   2248  1.248       mrg done:
   2249  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   2250    1.1  augustss }
   2251    1.1  augustss 
   2252    1.1  augustss /* Close a device bulk pipe. */
   2253    1.1  augustss void
   2254  1.119  augustss uhci_device_bulk_close(usbd_pipe_handle pipe)
   2255    1.1  augustss {
   2256    1.1  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)pipe;
   2257    1.1  augustss 	usbd_device_handle dev = upipe->pipe.device;
   2258  1.216  drochner 	uhci_softc_t *sc = dev->bus->hci_private;
   2259    1.1  augustss 
   2260  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   2261  1.248       mrg 
   2262    1.1  augustss 	uhci_free_sqh(sc, upipe->u.bulk.sqh);
   2263  1.236  drochner 
   2264  1.236  drochner 	pipe->endpoint->datatoggle = upipe->nexttoggle;
   2265    1.1  augustss }
   2266    1.1  augustss 
   2267    1.1  augustss usbd_status
   2268  1.119  augustss uhci_device_ctrl_transfer(usbd_xfer_handle xfer)
   2269    1.1  augustss {
   2270  1.248       mrg 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   2271   1.63  augustss 	usbd_status err;
   2272   1.16  augustss 
   2273   1.52  augustss 	/* Insert last in queue. */
   2274  1.248       mrg 	mutex_enter(&sc->sc_lock);
   2275   1.63  augustss 	err = usb_insert_transfer(xfer);
   2276  1.248       mrg 	mutex_exit(&sc->sc_lock);
   2277   1.63  augustss 	if (err)
   2278   1.63  augustss 		return (err);
   2279   1.52  augustss 
   2280  1.152  augustss 	/*
   2281   1.92  augustss 	 * Pipe isn't running (otherwise err would be USBD_INPROG),
   2282   1.92  augustss 	 * so start it first.
   2283   1.67  augustss 	 */
   2284   1.63  augustss 	return (uhci_device_ctrl_start(SIMPLEQ_FIRST(&xfer->pipe->queue)));
   2285   1.16  augustss }
   2286   1.16  augustss 
   2287   1.16  augustss usbd_status
   2288  1.119  augustss uhci_device_ctrl_start(usbd_xfer_handle xfer)
   2289   1.16  augustss {
   2290  1.216  drochner 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   2291   1.63  augustss 	usbd_status err;
   2292    1.1  augustss 
   2293   1.82  augustss 	if (sc->sc_dying)
   2294   1.82  augustss 		return (USBD_IOERROR);
   2295   1.82  augustss 
   2296   1.48  augustss #ifdef DIAGNOSTIC
   2297   1.63  augustss 	if (!(xfer->rqflags & URQ_REQUEST))
   2298  1.163    provos 		panic("uhci_device_ctrl_transfer: not a request");
   2299   1.48  augustss #endif
   2300    1.1  augustss 
   2301  1.248       mrg 	mutex_enter(&sc->sc_lock);
   2302   1.63  augustss 	err = uhci_device_request(xfer);
   2303  1.248       mrg 	mutex_exit(&sc->sc_lock);
   2304   1.63  augustss 	if (err)
   2305   1.63  augustss 		return (err);
   2306    1.1  augustss 
   2307    1.9  augustss 	if (sc->sc_bus.use_polling)
   2308   1.63  augustss 		uhci_waitintr(sc, xfer);
   2309    1.1  augustss 	return (USBD_IN_PROGRESS);
   2310    1.1  augustss }
   2311    1.1  augustss 
   2312    1.1  augustss usbd_status
   2313  1.119  augustss uhci_device_intr_transfer(usbd_xfer_handle xfer)
   2314    1.1  augustss {
   2315  1.248       mrg 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   2316   1.63  augustss 	usbd_status err;
   2317   1.16  augustss 
   2318   1.52  augustss 	/* Insert last in queue. */
   2319  1.248       mrg 	mutex_enter(&sc->sc_lock);
   2320   1.63  augustss 	err = usb_insert_transfer(xfer);
   2321  1.248       mrg 	mutex_exit(&sc->sc_lock);
   2322   1.63  augustss 	if (err)
   2323   1.63  augustss 		return (err);
   2324   1.52  augustss 
   2325  1.152  augustss 	/*
   2326   1.92  augustss 	 * Pipe isn't running (otherwise err would be USBD_INPROG),
   2327   1.92  augustss 	 * so start it first.
   2328   1.67  augustss 	 */
   2329   1.63  augustss 	return (uhci_device_intr_start(SIMPLEQ_FIRST(&xfer->pipe->queue)));
   2330   1.16  augustss }
   2331   1.16  augustss 
   2332   1.16  augustss usbd_status
   2333  1.119  augustss uhci_device_intr_start(usbd_xfer_handle xfer)
   2334   1.16  augustss {
   2335   1.63  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)xfer->pipe;
   2336    1.1  augustss 	usbd_device_handle dev = upipe->pipe.device;
   2337  1.216  drochner 	uhci_softc_t *sc = dev->bus->hci_private;
   2338   1.92  augustss 	uhci_intr_info_t *ii = &UXFER(xfer)->iinfo;
   2339   1.55  augustss 	uhci_soft_td_t *data, *dataend;
   2340    1.1  augustss 	uhci_soft_qh_t *sqh;
   2341   1.63  augustss 	usbd_status err;
   2342  1.187     skrll 	int isread, endpt;
   2343  1.248       mrg 	int i;
   2344    1.1  augustss 
   2345   1.82  augustss 	if (sc->sc_dying)
   2346   1.82  augustss 		return (USBD_IOERROR);
   2347   1.82  augustss 
   2348   1.63  augustss 	DPRINTFN(3,("uhci_device_intr_transfer: xfer=%p len=%d flags=%d\n",
   2349   1.63  augustss 		    xfer, xfer->length, xfer->flags));
   2350    1.1  augustss 
   2351   1.48  augustss #ifdef DIAGNOSTIC
   2352   1.63  augustss 	if (xfer->rqflags & URQ_REQUEST)
   2353  1.163    provos 		panic("uhci_device_intr_transfer: a request");
   2354   1.48  augustss #endif
   2355    1.1  augustss 
   2356  1.248       mrg 	mutex_enter(&sc->sc_lock);
   2357  1.248       mrg 
   2358  1.187     skrll 	endpt = upipe->pipe.endpoint->edesc->bEndpointAddress;
   2359  1.187     skrll 	isread = UE_GET_DIR(endpt) == UE_DIR_IN;
   2360  1.187     skrll 
   2361  1.187     skrll 	upipe->u.intr.isread = isread;
   2362  1.187     skrll 
   2363  1.187     skrll 	err = uhci_alloc_std_chain(upipe, sc, xfer->length, isread,
   2364  1.187     skrll 				   xfer->flags, &xfer->dmabuf, &data,
   2365  1.187     skrll 				   &dataend);
   2366  1.248       mrg 	if (err) {
   2367  1.248       mrg 		mutex_exit(&sc->sc_lock);
   2368   1.63  augustss 		return (err);
   2369  1.248       mrg 	}
   2370  1.248       mrg 
   2371   1.88   tsutsui 	dataend->td.td_status |= htole32(UHCI_TD_IOC);
   2372  1.223    bouyer 	usb_syncmem(&dataend->dma,
   2373  1.223    bouyer 	    dataend->offs + offsetof(uhci_td_t, td_status),
   2374  1.223    bouyer 	    sizeof(dataend->td.td_status),
   2375  1.223    bouyer 	    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   2376    1.1  augustss 
   2377   1.59  augustss #ifdef UHCI_DEBUG
   2378    1.1  augustss 	if (uhcidebug > 10) {
   2379   1.55  augustss 		DPRINTF(("uhci_device_intr_transfer: data(1)\n"));
   2380   1.55  augustss 		uhci_dump_tds(data);
   2381    1.1  augustss 		uhci_dump_qh(upipe->u.intr.qhs[0]);
   2382    1.1  augustss 	}
   2383    1.1  augustss #endif
   2384    1.1  augustss 
   2385    1.1  augustss 	/* Set up interrupt info. */
   2386   1.63  augustss 	ii->xfer = xfer;
   2387   1.55  augustss 	ii->stdstart = data;
   2388   1.55  augustss 	ii->stdend = dataend;
   2389    1.7  augustss #ifdef DIAGNOSTIC
   2390   1.70  augustss 	if (!ii->isdone) {
   2391   1.70  augustss 		printf("uhci_device_intr_transfer: not done, ii=%p\n", ii);
   2392   1.70  augustss 	}
   2393    1.7  augustss 	ii->isdone = 0;
   2394    1.7  augustss #endif
   2395    1.1  augustss 
   2396  1.152  augustss 	DPRINTFN(10,("uhci_device_intr_transfer: qhs[0]=%p\n",
   2397   1.12  augustss 		     upipe->u.intr.qhs[0]));
   2398    1.1  augustss 	for (i = 0; i < upipe->u.intr.npoll; i++) {
   2399    1.1  augustss 		sqh = upipe->u.intr.qhs[i];
   2400   1.55  augustss 		sqh->elink = data;
   2401  1.121  augustss 		sqh->qh.qh_elink = htole32(data->physaddr | UHCI_PTR_TD);
   2402  1.223    bouyer 		usb_syncmem(&sqh->dma,
   2403  1.223    bouyer 		    sqh->offs + offsetof(uhci_qh_t, qh_elink),
   2404  1.223    bouyer 		    sizeof(sqh->qh.qh_elink),
   2405  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   2406    1.1  augustss 	}
   2407   1.92  augustss 	uhci_add_intr_info(sc, ii);
   2408   1.92  augustss 	xfer->status = USBD_IN_PROGRESS;
   2409  1.248       mrg 	mutex_exit(&sc->sc_lock);
   2410    1.1  augustss 
   2411   1.59  augustss #ifdef UHCI_DEBUG
   2412    1.1  augustss 	if (uhcidebug > 10) {
   2413   1.55  augustss 		DPRINTF(("uhci_device_intr_transfer: data(2)\n"));
   2414   1.55  augustss 		uhci_dump_tds(data);
   2415    1.1  augustss 		uhci_dump_qh(upipe->u.intr.qhs[0]);
   2416    1.1  augustss 	}
   2417    1.1  augustss #endif
   2418    1.1  augustss 
   2419    1.1  augustss 	return (USBD_IN_PROGRESS);
   2420    1.1  augustss }
   2421    1.1  augustss 
   2422    1.1  augustss /* Abort a device control request. */
   2423    1.1  augustss void
   2424  1.119  augustss uhci_device_ctrl_abort(usbd_xfer_handle xfer)
   2425    1.1  augustss {
   2426  1.248       mrg #ifdef DIAGNOSTIC
   2427  1.248       mrg 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   2428  1.248       mrg #endif
   2429  1.248       mrg 
   2430  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   2431  1.248       mrg 
   2432   1.33  augustss 	DPRINTF(("uhci_device_ctrl_abort:\n"));
   2433   1.66  augustss 	uhci_abort_xfer(xfer, USBD_CANCELLED);
   2434    1.1  augustss }
   2435    1.1  augustss 
   2436    1.1  augustss /* Close a device control pipe. */
   2437    1.1  augustss void
   2438  1.205  christos uhci_device_ctrl_close(usbd_pipe_handle pipe)
   2439    1.1  augustss {
   2440    1.1  augustss }
   2441    1.1  augustss 
   2442    1.1  augustss /* Abort a device interrupt request. */
   2443    1.1  augustss void
   2444  1.119  augustss uhci_device_intr_abort(usbd_xfer_handle xfer)
   2445    1.1  augustss {
   2446  1.248       mrg #ifdef DIAGNOSTIC
   2447  1.248       mrg 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   2448  1.248       mrg #endif
   2449  1.248       mrg 
   2450  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   2451  1.248       mrg 
   2452   1.63  augustss 	DPRINTFN(1,("uhci_device_intr_abort: xfer=%p\n", xfer));
   2453   1.63  augustss 	if (xfer->pipe->intrxfer == xfer) {
   2454   1.36  augustss 		DPRINTFN(1,("uhci_device_intr_abort: remove\n"));
   2455  1.154  augustss 		xfer->pipe->intrxfer = NULL;
   2456    1.1  augustss 	}
   2457   1.66  augustss 	uhci_abort_xfer(xfer, USBD_CANCELLED);
   2458    1.1  augustss }
   2459    1.1  augustss 
   2460    1.1  augustss /* Close a device interrupt pipe. */
   2461    1.1  augustss void
   2462  1.119  augustss uhci_device_intr_close(usbd_pipe_handle pipe)
   2463    1.1  augustss {
   2464    1.1  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)pipe;
   2465  1.216  drochner 	uhci_softc_t *sc = pipe->device->bus->hci_private;
   2466   1.92  augustss 	int i, npoll;
   2467  1.248       mrg 
   2468  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   2469    1.1  augustss 
   2470    1.1  augustss 	/* Unlink descriptors from controller data structures. */
   2471    1.1  augustss 	npoll = upipe->u.intr.npoll;
   2472    1.1  augustss 	for (i = 0; i < npoll; i++)
   2473   1.92  augustss 		uhci_remove_intr(sc, upipe->u.intr.qhs[i]);
   2474    1.1  augustss 
   2475  1.152  augustss 	/*
   2476    1.1  augustss 	 * We now have to wait for any activity on the physical
   2477    1.1  augustss 	 * descriptors to stop.
   2478    1.1  augustss 	 */
   2479  1.248       mrg 	usb_delay_ms_locked(&sc->sc_bus, 2, &sc->sc_lock);
   2480    1.1  augustss 
   2481    1.1  augustss 	for(i = 0; i < npoll; i++)
   2482    1.1  augustss 		uhci_free_sqh(sc, upipe->u.intr.qhs[i]);
   2483  1.248       mrg 	kmem_free(upipe->u.intr.qhs, npoll * sizeof(uhci_soft_qh_t *));
   2484    1.1  augustss 
   2485    1.1  augustss 	/* XXX free other resources */
   2486    1.1  augustss }
   2487    1.1  augustss 
   2488    1.1  augustss usbd_status
   2489  1.119  augustss uhci_device_request(usbd_xfer_handle xfer)
   2490    1.1  augustss {
   2491   1.63  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)xfer->pipe;
   2492   1.63  augustss 	usb_device_request_t *req = &xfer->request;
   2493    1.1  augustss 	usbd_device_handle dev = upipe->pipe.device;
   2494  1.216  drochner 	uhci_softc_t *sc = dev->bus->hci_private;
   2495    1.1  augustss 	int addr = dev->address;
   2496    1.1  augustss 	int endpt = upipe->pipe.endpoint->edesc->bEndpointAddress;
   2497   1.92  augustss 	uhci_intr_info_t *ii = &UXFER(xfer)->iinfo;
   2498   1.55  augustss 	uhci_soft_td_t *setup, *data, *stat, *next, *dataend;
   2499    1.1  augustss 	uhci_soft_qh_t *sqh;
   2500    1.1  augustss 	int len;
   2501    1.1  augustss 	u_int32_t ls;
   2502   1.63  augustss 	usbd_status err;
   2503    1.1  augustss 	int isread;
   2504  1.248       mrg 
   2505  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   2506    1.1  augustss 
   2507   1.13  augustss 	DPRINTFN(3,("uhci_device_control type=0x%02x, request=0x%02x, "
   2508   1.12  augustss 		    "wValue=0x%04x, wIndex=0x%04x len=%d, addr=%d, endpt=%d\n",
   2509    1.1  augustss 		    req->bmRequestType, req->bRequest, UGETW(req->wValue),
   2510    1.1  augustss 		    UGETW(req->wIndex), UGETW(req->wLength),
   2511    1.1  augustss 		    addr, endpt));
   2512    1.1  augustss 
   2513  1.144  augustss 	ls = dev->speed == USB_SPEED_LOW ? UHCI_TD_LS : 0;
   2514    1.1  augustss 	isread = req->bmRequestType & UT_READ;
   2515    1.1  augustss 	len = UGETW(req->wLength);
   2516    1.1  augustss 
   2517    1.1  augustss 	setup = upipe->u.ctl.setup;
   2518    1.1  augustss 	stat = upipe->u.ctl.stat;
   2519    1.1  augustss 	sqh = upipe->u.ctl.sqh;
   2520    1.1  augustss 
   2521    1.1  augustss 	/* Set up data transaction */
   2522    1.1  augustss 	if (len != 0) {
   2523   1.38  augustss 		upipe->nexttoggle = 1;
   2524   1.73  augustss 		err = uhci_alloc_std_chain(upipe, sc, len, isread, xfer->flags,
   2525   1.73  augustss 					   &xfer->dmabuf, &data, &dataend);
   2526   1.63  augustss 		if (err)
   2527   1.63  augustss 			return (err);
   2528   1.55  augustss 		next = data;
   2529   1.55  augustss 		dataend->link.std = stat;
   2530  1.258     skrll 		dataend->td.td_link = htole32(stat->physaddr | UHCI_PTR_TD);
   2531  1.223    bouyer 		usb_syncmem(&dataend->dma,
   2532  1.223    bouyer 		    dataend->offs + offsetof(uhci_td_t, td_link),
   2533  1.223    bouyer 		    sizeof(dataend->td.td_link),
   2534  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   2535    1.1  augustss 	} else {
   2536    1.1  augustss 		next = stat;
   2537    1.1  augustss 	}
   2538    1.1  augustss 	upipe->u.ctl.length = len;
   2539    1.1  augustss 
   2540  1.159  augustss 	memcpy(KERNADDR(&upipe->u.ctl.reqdma, 0), req, sizeof *req);
   2541  1.223    bouyer 	usb_syncmem(&upipe->u.ctl.reqdma, 0, sizeof *req, BUS_DMASYNC_PREWRITE);
   2542    1.1  augustss 
   2543   1.42  augustss 	setup->link.std = next;
   2544  1.258     skrll 	setup->td.td_link = htole32(next->physaddr | UHCI_PTR_TD);
   2545   1.88   tsutsui 	setup->td.td_status = htole32(UHCI_TD_SET_ERRCNT(3) | ls |
   2546   1.88   tsutsui 		UHCI_TD_ACTIVE);
   2547   1.88   tsutsui 	setup->td.td_token = htole32(UHCI_TD_SETUP(sizeof *req, endpt, addr));
   2548  1.160  augustss 	setup->td.td_buffer = htole32(DMAADDR(&upipe->u.ctl.reqdma, 0));
   2549  1.223    bouyer 	usb_syncmem(&setup->dma, setup->offs, sizeof(setup->td),
   2550  1.223    bouyer 	    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   2551   1.42  augustss 
   2552   1.92  augustss 	stat->link.std = NULL;
   2553   1.88   tsutsui 	stat->td.td_link = htole32(UHCI_PTR_T);
   2554  1.152  augustss 	stat->td.td_status = htole32(UHCI_TD_SET_ERRCNT(3) | ls |
   2555   1.39  augustss 		UHCI_TD_ACTIVE | UHCI_TD_IOC);
   2556  1.152  augustss 	stat->td.td_token =
   2557   1.88   tsutsui 		htole32(isread ? UHCI_TD_OUT(0, endpt, addr, 1) :
   2558   1.88   tsutsui 		                 UHCI_TD_IN (0, endpt, addr, 1));
   2559   1.88   tsutsui 	stat->td.td_buffer = htole32(0);
   2560  1.223    bouyer 	usb_syncmem(&stat->dma, stat->offs, sizeof(stat->td),
   2561  1.223    bouyer 	    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   2562    1.1  augustss 
   2563   1.59  augustss #ifdef UHCI_DEBUG
   2564   1.67  augustss 	if (uhcidebug > 10) {
   2565   1.47  augustss 		DPRINTF(("uhci_device_request: before transfer\n"));
   2566   1.41  augustss 		uhci_dump_tds(setup);
   2567    1.1  augustss 	}
   2568    1.1  augustss #endif
   2569    1.1  augustss 
   2570    1.1  augustss 	/* Set up interrupt info. */
   2571   1.63  augustss 	ii->xfer = xfer;
   2572    1.1  augustss 	ii->stdstart = setup;
   2573    1.1  augustss 	ii->stdend = stat;
   2574    1.7  augustss #ifdef DIAGNOSTIC
   2575   1.70  augustss 	if (!ii->isdone) {
   2576   1.70  augustss 		printf("uhci_device_request: not done, ii=%p\n", ii);
   2577   1.70  augustss 	}
   2578    1.7  augustss 	ii->isdone = 0;
   2579    1.7  augustss #endif
   2580    1.1  augustss 
   2581   1.42  augustss 	sqh->elink = setup;
   2582  1.121  augustss 	sqh->qh.qh_elink = htole32(setup->physaddr | UHCI_PTR_TD);
   2583  1.223    bouyer 	/* uhci_add_?s_ctrl() will do usb_syncmem(sqh) */
   2584    1.1  augustss 
   2585  1.144  augustss 	if (dev->speed == USB_SPEED_LOW)
   2586  1.123  augustss 		uhci_add_ls_ctrl(sc, sqh);
   2587  1.123  augustss 	else
   2588  1.123  augustss 		uhci_add_hs_ctrl(sc, sqh);
   2589   1.92  augustss 	uhci_add_intr_info(sc, ii);
   2590   1.59  augustss #ifdef UHCI_DEBUG
   2591    1.1  augustss 	if (uhcidebug > 12) {
   2592    1.1  augustss 		uhci_soft_td_t *std;
   2593    1.1  augustss 		uhci_soft_qh_t *xqh;
   2594   1.13  augustss 		uhci_soft_qh_t *sxqh;
   2595   1.13  augustss 		int maxqh = 0;
   2596    1.1  augustss 		uhci_physaddr_t link;
   2597   1.47  augustss 		DPRINTF(("uhci_enter_ctl_q: follow from [0]\n"));
   2598    1.1  augustss 		for (std = sc->sc_vframes[0].htd, link = 0;
   2599  1.121  augustss 		     (link & UHCI_PTR_QH) == 0;
   2600   1.42  augustss 		     std = std->link.std) {
   2601   1.88   tsutsui 			link = le32toh(std->td.td_link);
   2602    1.1  augustss 			uhci_dump_td(std);
   2603    1.1  augustss 		}
   2604   1.67  augustss 		sxqh = (uhci_soft_qh_t *)std;
   2605   1.67  augustss 		uhci_dump_qh(sxqh);
   2606   1.67  augustss 		for (xqh = sxqh;
   2607   1.63  augustss 		     xqh != NULL;
   2608  1.152  augustss 		     xqh = (maxqh++ == 5 || xqh->hlink == sxqh ||
   2609  1.121  augustss                             xqh->hlink == xqh ? NULL : xqh->hlink)) {
   2610    1.1  augustss 			uhci_dump_qh(xqh);
   2611   1.13  augustss 		}
   2612   1.47  augustss 		DPRINTF(("Enqueued QH:\n"));
   2613    1.1  augustss 		uhci_dump_qh(sqh);
   2614   1.42  augustss 		uhci_dump_tds(sqh->elink);
   2615    1.1  augustss 	}
   2616    1.1  augustss #endif
   2617   1.63  augustss 	if (xfer->timeout && !sc->sc_bus.use_polling) {
   2618  1.234    dyoung 		callout_reset(&xfer->timeout_handle, mstohz(xfer->timeout),
   2619   1.91  augustss 			    uhci_timeout, ii);
   2620   1.13  augustss 	}
   2621   1.92  augustss 	xfer->status = USBD_IN_PROGRESS;
   2622    1.1  augustss 
   2623    1.1  augustss 	return (USBD_NORMAL_COMPLETION);
   2624    1.1  augustss }
   2625    1.1  augustss 
   2626   1.16  augustss usbd_status
   2627  1.119  augustss uhci_device_isoc_transfer(usbd_xfer_handle xfer)
   2628   1.16  augustss {
   2629  1.248       mrg 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   2630   1.63  augustss 	usbd_status err;
   2631   1.48  augustss 
   2632   1.63  augustss 	DPRINTFN(5,("uhci_device_isoc_transfer: xfer=%p\n", xfer));
   2633   1.48  augustss 
   2634   1.48  augustss 	/* Put it on our queue, */
   2635  1.248       mrg 	mutex_enter(&sc->sc_lock);
   2636   1.63  augustss 	err = usb_insert_transfer(xfer);
   2637  1.248       mrg 	mutex_exit(&sc->sc_lock);
   2638   1.48  augustss 
   2639   1.48  augustss 	/* bail out on error, */
   2640   1.63  augustss 	if (err && err != USBD_IN_PROGRESS)
   2641   1.63  augustss 		return (err);
   2642   1.48  augustss 
   2643   1.48  augustss 	/* XXX should check inuse here */
   2644   1.48  augustss 
   2645   1.48  augustss 	/* insert into schedule, */
   2646   1.63  augustss 	uhci_device_isoc_enter(xfer);
   2647   1.48  augustss 
   2648  1.102  augustss 	/* and start if the pipe wasn't running */
   2649   1.67  augustss 	if (!err)
   2650   1.63  augustss 		uhci_device_isoc_start(SIMPLEQ_FIRST(&xfer->pipe->queue));
   2651   1.48  augustss 
   2652   1.63  augustss 	return (err);
   2653   1.48  augustss }
   2654   1.48  augustss 
   2655   1.48  augustss void
   2656  1.119  augustss uhci_device_isoc_enter(usbd_xfer_handle xfer)
   2657   1.48  augustss {
   2658   1.63  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)xfer->pipe;
   2659   1.16  augustss 	usbd_device_handle dev = upipe->pipe.device;
   2660  1.216  drochner 	uhci_softc_t *sc = dev->bus->hci_private;
   2661   1.48  augustss 	struct iso *iso = &upipe->u.iso;
   2662  1.152  augustss 	uhci_soft_td_t *std;
   2663  1.223    bouyer 	u_int32_t buf, len, status, offs;
   2664  1.248       mrg 	int i, next, nframes;
   2665  1.223    bouyer 	int rd = UE_GET_DIR(upipe->pipe.endpoint->edesc->bEndpointAddress) == UE_DIR_IN;
   2666   1.48  augustss 
   2667   1.63  augustss 	DPRINTFN(5,("uhci_device_isoc_enter: used=%d next=%d xfer=%p "
   2668   1.48  augustss 		    "nframes=%d\n",
   2669   1.63  augustss 		    iso->inuse, iso->next, xfer, xfer->nframes));
   2670   1.48  augustss 
   2671   1.82  augustss 	if (sc->sc_dying)
   2672   1.82  augustss 		return;
   2673   1.82  augustss 
   2674   1.63  augustss 	if (xfer->status == USBD_IN_PROGRESS) {
   2675   1.48  augustss 		/* This request has already been entered into the frame list */
   2676   1.96  augustss 		printf("uhci_device_isoc_enter: xfer=%p in frame list\n", xfer);
   2677   1.68  augustss 		/* XXX */
   2678   1.48  augustss 	}
   2679   1.48  augustss 
   2680   1.48  augustss #ifdef DIAGNOSTIC
   2681   1.48  augustss 	if (iso->inuse >= UHCI_VFRAMELIST_COUNT)
   2682   1.48  augustss 		printf("uhci_device_isoc_enter: overflow!\n");
   2683   1.19  augustss #endif
   2684   1.16  augustss 
   2685   1.48  augustss 	next = iso->next;
   2686   1.48  augustss 	if (next == -1) {
   2687   1.48  augustss 		/* Not in use yet, schedule it a few frames ahead. */
   2688   1.48  augustss 		next = (UREAD2(sc, UHCI_FRNUM) + 3) % UHCI_VFRAMELIST_COUNT;
   2689   1.48  augustss 		DPRINTFN(2,("uhci_device_isoc_enter: start next=%d\n", next));
   2690   1.48  augustss 	}
   2691   1.48  augustss 
   2692   1.63  augustss 	xfer->status = USBD_IN_PROGRESS;
   2693   1.92  augustss 	UXFER(xfer)->curframe = next;
   2694   1.48  augustss 
   2695  1.160  augustss 	buf = DMAADDR(&xfer->dmabuf, 0);
   2696  1.223    bouyer 	offs = 0;
   2697   1.88   tsutsui 	status = UHCI_TD_ZERO_ACTLEN(UHCI_TD_SET_ERRCNT(0) |
   2698   1.88   tsutsui 				     UHCI_TD_ACTIVE |
   2699   1.88   tsutsui 				     UHCI_TD_IOS);
   2700   1.63  augustss 	nframes = xfer->nframes;
   2701  1.248       mrg 	mutex_enter(&sc->sc_lock);
   2702   1.48  augustss 	for (i = 0; i < nframes; i++) {
   2703   1.48  augustss 		std = iso->stds[next];
   2704   1.48  augustss 		if (++next >= UHCI_VFRAMELIST_COUNT)
   2705   1.48  augustss 			next = 0;
   2706   1.63  augustss 		len = xfer->frlengths[i];
   2707   1.88   tsutsui 		std->td.td_buffer = htole32(buf);
   2708  1.250  christos 		usb_syncmem(&xfer->dmabuf, offs, len,
   2709  1.223    bouyer 		    rd ? BUS_DMASYNC_PREREAD : BUS_DMASYNC_PREWRITE);
   2710   1.48  augustss 		if (i == nframes - 1)
   2711   1.88   tsutsui 			status |= UHCI_TD_IOC;
   2712   1.88   tsutsui 		std->td.td_status = htole32(status);
   2713   1.88   tsutsui 		std->td.td_token &= htole32(~UHCI_TD_MAXLEN_MASK);
   2714   1.88   tsutsui 		std->td.td_token |= htole32(UHCI_TD_SET_MAXLEN(len));
   2715  1.223    bouyer 		usb_syncmem(&std->dma, std->offs, sizeof(std->td),
   2716  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   2717   1.59  augustss #ifdef UHCI_DEBUG
   2718   1.48  augustss 		if (uhcidebug > 5) {
   2719   1.48  augustss 			DPRINTFN(5,("uhci_device_isoc_enter: TD %d\n", i));
   2720   1.48  augustss 			uhci_dump_td(std);
   2721   1.48  augustss 		}
   2722   1.48  augustss #endif
   2723   1.48  augustss 		buf += len;
   2724  1.223    bouyer 		offs += len;
   2725   1.48  augustss 	}
   2726   1.48  augustss 	iso->next = next;
   2727   1.63  augustss 	iso->inuse += xfer->nframes;
   2728   1.16  augustss 
   2729  1.248       mrg 	mutex_exit(&sc->sc_lock);
   2730   1.16  augustss }
   2731   1.16  augustss 
   2732   1.16  augustss usbd_status
   2733  1.119  augustss uhci_device_isoc_start(usbd_xfer_handle xfer)
   2734   1.16  augustss {
   2735   1.63  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)xfer->pipe;
   2736  1.216  drochner 	uhci_softc_t *sc = upipe->pipe.device->bus->hci_private;
   2737   1.92  augustss 	uhci_intr_info_t *ii = &UXFER(xfer)->iinfo;
   2738   1.48  augustss 	uhci_soft_td_t *end;
   2739  1.248       mrg 	int i;
   2740   1.48  augustss 
   2741   1.96  augustss 	DPRINTFN(5,("uhci_device_isoc_start: xfer=%p\n", xfer));
   2742   1.96  augustss 
   2743  1.248       mrg 	mutex_enter(&sc->sc_lock);
   2744  1.248       mrg 
   2745  1.248       mrg 	if (sc->sc_dying) {
   2746  1.248       mrg 		mutex_exit(&sc->sc_lock);
   2747   1.82  augustss 		return (USBD_IOERROR);
   2748  1.248       mrg 	}
   2749   1.82  augustss 
   2750   1.48  augustss #ifdef DIAGNOSTIC
   2751   1.63  augustss 	if (xfer->status != USBD_IN_PROGRESS)
   2752   1.63  augustss 		printf("uhci_device_isoc_start: not in progress %p\n", xfer);
   2753   1.48  augustss #endif
   2754   1.48  augustss 
   2755   1.48  augustss 	/* Find the last TD */
   2756   1.92  augustss 	i = UXFER(xfer)->curframe + xfer->nframes;
   2757   1.48  augustss 	if (i >= UHCI_VFRAMELIST_COUNT)
   2758   1.48  augustss 		i -= UHCI_VFRAMELIST_COUNT;
   2759   1.48  augustss 	end = upipe->u.iso.stds[i];
   2760   1.48  augustss 
   2761   1.96  augustss #ifdef DIAGNOSTIC
   2762   1.96  augustss 	if (end == NULL) {
   2763   1.96  augustss 		printf("uhci_device_isoc_start: end == NULL\n");
   2764   1.96  augustss 		return (USBD_INVAL);
   2765   1.96  augustss 	}
   2766   1.96  augustss #endif
   2767   1.96  augustss 
   2768   1.48  augustss 	/* Set up interrupt info. */
   2769   1.63  augustss 	ii->xfer = xfer;
   2770   1.48  augustss 	ii->stdstart = end;
   2771   1.48  augustss 	ii->stdend = end;
   2772   1.48  augustss #ifdef DIAGNOSTIC
   2773  1.102  augustss 	if (!ii->isdone)
   2774   1.70  augustss 		printf("uhci_device_isoc_start: not done, ii=%p\n", ii);
   2775   1.48  augustss 	ii->isdone = 0;
   2776   1.48  augustss #endif
   2777   1.92  augustss 	uhci_add_intr_info(sc, ii);
   2778  1.152  augustss 
   2779  1.248       mrg 	mutex_exit(&sc->sc_lock);
   2780   1.48  augustss 
   2781   1.48  augustss 	return (USBD_IN_PROGRESS);
   2782   1.16  augustss }
   2783   1.16  augustss 
   2784   1.16  augustss void
   2785  1.119  augustss uhci_device_isoc_abort(usbd_xfer_handle xfer)
   2786   1.16  augustss {
   2787  1.248       mrg #ifdef DIAGNOSTIC
   2788  1.248       mrg 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   2789  1.248       mrg #endif
   2790   1.63  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)xfer->pipe;
   2791   1.48  augustss 	uhci_soft_td_t **stds = upipe->u.iso.stds;
   2792   1.48  augustss 	uhci_soft_td_t *std;
   2793  1.248       mrg 	int i, n, nframes, maxlen, len;
   2794   1.92  augustss 
   2795  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   2796   1.92  augustss 
   2797   1.92  augustss 	/* Transfer is already done. */
   2798  1.152  augustss 	if (xfer->status != USBD_NOT_STARTED &&
   2799   1.92  augustss 	    xfer->status != USBD_IN_PROGRESS) {
   2800   1.92  augustss 		return;
   2801   1.92  augustss 	}
   2802   1.48  augustss 
   2803   1.92  augustss 	/* Give xfer the requested abort code. */
   2804   1.63  augustss 	xfer->status = USBD_CANCELLED;
   2805   1.48  augustss 
   2806   1.48  augustss 	/* make hardware ignore it, */
   2807   1.63  augustss 	nframes = xfer->nframes;
   2808   1.92  augustss 	n = UXFER(xfer)->curframe;
   2809   1.92  augustss 	maxlen = 0;
   2810   1.48  augustss 	for (i = 0; i < nframes; i++) {
   2811   1.48  augustss 		std = stds[n];
   2812  1.223    bouyer 		usb_syncmem(&std->dma,
   2813  1.223    bouyer 		    std->offs + offsetof(uhci_td_t, td_status),
   2814  1.223    bouyer 		    sizeof(std->td.td_status),
   2815  1.223    bouyer 		    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   2816   1.88   tsutsui 		std->td.td_status &= htole32(~(UHCI_TD_ACTIVE | UHCI_TD_IOC));
   2817  1.223    bouyer 		usb_syncmem(&std->dma,
   2818  1.223    bouyer 		    std->offs + offsetof(uhci_td_t, td_status),
   2819  1.223    bouyer 		    sizeof(std->td.td_status),
   2820  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   2821  1.223    bouyer 		usb_syncmem(&std->dma,
   2822  1.223    bouyer 		    std->offs + offsetof(uhci_td_t, td_token),
   2823  1.223    bouyer 		    sizeof(std->td.td_token),
   2824  1.223    bouyer 		    BUS_DMASYNC_POSTWRITE);
   2825  1.130   tsutsui 		len = UHCI_TD_GET_MAXLEN(le32toh(std->td.td_token));
   2826   1.92  augustss 		if (len > maxlen)
   2827   1.92  augustss 			maxlen = len;
   2828   1.48  augustss 		if (++n >= UHCI_VFRAMELIST_COUNT)
   2829   1.48  augustss 			n = 0;
   2830   1.48  augustss 	}
   2831   1.48  augustss 
   2832   1.92  augustss 	/* and wait until we are sure the hardware has finished. */
   2833   1.92  augustss 	delay(maxlen);
   2834   1.92  augustss 
   2835   1.96  augustss #ifdef DIAGNOSTIC
   2836   1.96  augustss 	UXFER(xfer)->iinfo.isdone = 1;
   2837   1.96  augustss #endif
   2838   1.92  augustss 	/* Run callback and remove from interrupt list. */
   2839   1.92  augustss 	usb_transfer_complete(xfer);
   2840   1.48  augustss 
   2841  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   2842   1.16  augustss }
   2843   1.16  augustss 
   2844   1.16  augustss void
   2845  1.119  augustss uhci_device_isoc_close(usbd_pipe_handle pipe)
   2846   1.16  augustss {
   2847   1.16  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)pipe;
   2848   1.16  augustss 	usbd_device_handle dev = upipe->pipe.device;
   2849  1.216  drochner 	uhci_softc_t *sc = dev->bus->hci_private;
   2850   1.48  augustss 	uhci_soft_td_t *std, *vstd;
   2851   1.16  augustss 	struct iso *iso;
   2852  1.248       mrg 	int i;
   2853  1.248       mrg 
   2854  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   2855   1.16  augustss 
   2856   1.16  augustss 	/*
   2857   1.16  augustss 	 * Make sure all TDs are marked as inactive.
   2858   1.16  augustss 	 * Wait for completion.
   2859   1.16  augustss 	 * Unschedule.
   2860   1.16  augustss 	 * Deallocate.
   2861   1.16  augustss 	 */
   2862   1.16  augustss 	iso = &upipe->u.iso;
   2863   1.16  augustss 
   2864  1.223    bouyer 	for (i = 0; i < UHCI_VFRAMELIST_COUNT; i++) {
   2865  1.223    bouyer 		std = iso->stds[i];
   2866  1.223    bouyer 		usb_syncmem(&std->dma,
   2867  1.223    bouyer 		    std->offs + offsetof(uhci_td_t, td_status),
   2868  1.223    bouyer 		    sizeof(std->td.td_status),
   2869  1.223    bouyer 		    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   2870  1.223    bouyer 		std->td.td_status &= htole32(~UHCI_TD_ACTIVE);
   2871  1.223    bouyer 		usb_syncmem(&std->dma,
   2872  1.223    bouyer 		    std->offs + offsetof(uhci_td_t, td_status),
   2873  1.223    bouyer 		    sizeof(std->td.td_status),
   2874  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   2875  1.223    bouyer 	}
   2876  1.248       mrg 	/* wait for completion */
   2877  1.248       mrg 	usb_delay_ms_locked(&sc->sc_bus, 2, &sc->sc_lock);
   2878   1.16  augustss 
   2879   1.16  augustss 	for (i = 0; i < UHCI_VFRAMELIST_COUNT; i++) {
   2880   1.16  augustss 		std = iso->stds[i];
   2881   1.48  augustss 		for (vstd = sc->sc_vframes[i].htd;
   2882   1.67  augustss 		     vstd != NULL && vstd->link.std != std;
   2883   1.42  augustss 		     vstd = vstd->link.std)
   2884   1.16  augustss 			;
   2885   1.67  augustss 		if (vstd == NULL) {
   2886   1.16  augustss 			/*panic*/
   2887   1.16  augustss 			printf("uhci_device_isoc_close: %p not found\n", std);
   2888  1.248       mrg 			mutex_exit(&sc->sc_lock);
   2889   1.16  augustss 			return;
   2890   1.16  augustss 		}
   2891   1.42  augustss 		vstd->link = std->link;
   2892  1.223    bouyer 		usb_syncmem(&std->dma,
   2893  1.223    bouyer 		    std->offs + offsetof(uhci_td_t, td_link),
   2894  1.223    bouyer 		    sizeof(std->td.td_link),
   2895  1.223    bouyer 		    BUS_DMASYNC_POSTWRITE);
   2896   1.42  augustss 		vstd->td.td_link = std->td.td_link;
   2897  1.223    bouyer 		usb_syncmem(&vstd->dma,
   2898  1.223    bouyer 		    vstd->offs + offsetof(uhci_td_t, td_link),
   2899  1.223    bouyer 		    sizeof(vstd->td.td_link),
   2900  1.223    bouyer 		    BUS_DMASYNC_PREWRITE);
   2901   1.16  augustss 		uhci_free_std(sc, std);
   2902   1.16  augustss 	}
   2903   1.16  augustss 
   2904  1.248       mrg 	kmem_free(iso->stds, UHCI_VFRAMELIST_COUNT * sizeof (uhci_soft_td_t *));
   2905   1.16  augustss }
   2906   1.16  augustss 
   2907   1.16  augustss usbd_status
   2908  1.119  augustss uhci_setup_isoc(usbd_pipe_handle pipe)
   2909   1.16  augustss {
   2910   1.16  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)pipe;
   2911   1.16  augustss 	usbd_device_handle dev = upipe->pipe.device;
   2912  1.216  drochner 	uhci_softc_t *sc = dev->bus->hci_private;
   2913   1.16  augustss 	int addr = upipe->pipe.device->address;
   2914   1.16  augustss 	int endpt = upipe->pipe.endpoint->edesc->bEndpointAddress;
   2915   1.45  augustss 	int rd = UE_GET_DIR(endpt) == UE_DIR_IN;
   2916   1.48  augustss 	uhci_soft_td_t *std, *vstd;
   2917   1.48  augustss 	u_int32_t token;
   2918   1.16  augustss 	struct iso *iso;
   2919  1.248       mrg 	int i;
   2920   1.16  augustss 
   2921   1.16  augustss 	iso = &upipe->u.iso;
   2922  1.248       mrg 	iso->stds = kmem_alloc(UHCI_VFRAMELIST_COUNT *
   2923  1.248       mrg 				 sizeof (uhci_soft_td_t *),
   2924  1.248       mrg 			       KM_SLEEP);
   2925  1.248       mrg 	if (iso->stds == NULL)
   2926  1.248       mrg 		return USBD_NOMEM;
   2927   1.16  augustss 
   2928   1.88   tsutsui 	token = rd ? UHCI_TD_IN (0, endpt, addr, 0) :
   2929   1.88   tsutsui 		     UHCI_TD_OUT(0, endpt, addr, 0);
   2930   1.16  augustss 
   2931  1.248       mrg 	mutex_enter(&sc->sc_lock);
   2932  1.248       mrg 
   2933   1.48  augustss 	/* Allocate the TDs and mark as inactive; */
   2934   1.16  augustss 	for (i = 0; i < UHCI_VFRAMELIST_COUNT; i++) {
   2935   1.48  augustss 		std = uhci_alloc_std(sc);
   2936   1.48  augustss 		if (std == 0)
   2937   1.48  augustss 			goto bad;
   2938   1.88   tsutsui 		std->td.td_status = htole32(UHCI_TD_IOS); /* iso, inactive */
   2939   1.88   tsutsui 		std->td.td_token = htole32(token);
   2940  1.223    bouyer 		usb_syncmem(&std->dma, std->offs, sizeof(std->td),
   2941  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   2942   1.48  augustss 		iso->stds[i] = std;
   2943   1.16  augustss 	}
   2944   1.16  augustss 
   2945   1.48  augustss 	/* Insert TDs into schedule. */
   2946   1.16  augustss 	for (i = 0; i < UHCI_VFRAMELIST_COUNT; i++) {
   2947   1.16  augustss 		std = iso->stds[i];
   2948   1.48  augustss 		vstd = sc->sc_vframes[i].htd;
   2949  1.223    bouyer 		usb_syncmem(&vstd->dma,
   2950  1.223    bouyer 		    vstd->offs + offsetof(uhci_td_t, td_link),
   2951  1.223    bouyer 		    sizeof(vstd->td.td_link),
   2952  1.223    bouyer 		    BUS_DMASYNC_POSTWRITE);
   2953   1.42  augustss 		std->link = vstd->link;
   2954   1.42  augustss 		std->td.td_link = vstd->td.td_link;
   2955  1.223    bouyer 		usb_syncmem(&std->dma,
   2956  1.223    bouyer 		    std->offs + offsetof(uhci_td_t, td_link),
   2957  1.223    bouyer 		    sizeof(std->td.td_link),
   2958  1.223    bouyer 		    BUS_DMASYNC_PREWRITE);
   2959   1.42  augustss 		vstd->link.std = std;
   2960  1.121  augustss 		vstd->td.td_link = htole32(std->physaddr | UHCI_PTR_TD);
   2961  1.223    bouyer 		usb_syncmem(&vstd->dma,
   2962  1.223    bouyer 		    vstd->offs + offsetof(uhci_td_t, td_link),
   2963  1.223    bouyer 		    sizeof(vstd->td.td_link),
   2964  1.223    bouyer 		    BUS_DMASYNC_PREWRITE);
   2965   1.16  augustss 	}
   2966  1.248       mrg 	mutex_exit(&sc->sc_lock);
   2967   1.16  augustss 
   2968   1.48  augustss 	iso->next = -1;
   2969   1.48  augustss 	iso->inuse = 0;
   2970   1.48  augustss 
   2971   1.16  augustss 	return (USBD_NORMAL_COMPLETION);
   2972   1.16  augustss 
   2973   1.48  augustss  bad:
   2974   1.16  augustss 	while (--i >= 0)
   2975   1.16  augustss 		uhci_free_std(sc, iso->stds[i]);
   2976  1.248       mrg 	mutex_exit(&sc->sc_lock);
   2977  1.248       mrg 	kmem_free(iso->stds, UHCI_VFRAMELIST_COUNT * sizeof (uhci_soft_td_t *));
   2978   1.16  augustss 	return (USBD_NOMEM);
   2979   1.16  augustss }
   2980   1.16  augustss 
   2981   1.16  augustss void
   2982  1.119  augustss uhci_device_isoc_done(usbd_xfer_handle xfer)
   2983   1.16  augustss {
   2984   1.92  augustss 	uhci_intr_info_t *ii = &UXFER(xfer)->iinfo;
   2985  1.223    bouyer 	struct uhci_pipe *upipe = (struct uhci_pipe *)xfer->pipe;
   2986  1.223    bouyer 	int i, offs;
   2987  1.223    bouyer 	int rd = UE_GET_DIR(upipe->pipe.endpoint->edesc->bEndpointAddress) == UE_DIR_IN;
   2988  1.223    bouyer 
   2989   1.48  augustss 
   2990  1.197   gdamore 	DPRINTFN(4, ("uhci_isoc_done: length=%d, busy_free=0x%08x\n",
   2991  1.197   gdamore 			xfer->actlen, xfer->busy_free));
   2992   1.93  augustss 
   2993   1.96  augustss 	if (ii->xfer != xfer)
   2994   1.96  augustss 		/* Not on interrupt list, ignore it. */
   2995  1.170  augustss 		return;
   2996  1.170  augustss 
   2997  1.170  augustss 	if (!uhci_active_intr_info(ii))
   2998   1.96  augustss 		return;
   2999   1.96  augustss 
   3000   1.93  augustss #ifdef DIAGNOSTIC
   3001   1.93  augustss         if (ii->stdend == NULL) {
   3002   1.93  augustss                 printf("uhci_device_isoc_done: xfer=%p stdend==NULL\n", xfer);
   3003   1.93  augustss #ifdef UHCI_DEBUG
   3004   1.93  augustss 		uhci_dump_ii(ii);
   3005   1.93  augustss #endif
   3006   1.93  augustss 		return;
   3007   1.93  augustss 	}
   3008   1.93  augustss #endif
   3009   1.48  augustss 
   3010   1.48  augustss 	/* Turn off the interrupt since it is active even if the TD is not. */
   3011  1.223    bouyer 	usb_syncmem(&ii->stdend->dma,
   3012  1.223    bouyer 	    ii->stdend->offs + offsetof(uhci_td_t, td_status),
   3013  1.223    bouyer 	    sizeof(ii->stdend->td.td_status),
   3014  1.223    bouyer 	    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   3015   1.88   tsutsui 	ii->stdend->td.td_status &= htole32(~UHCI_TD_IOC);
   3016  1.223    bouyer 	usb_syncmem(&ii->stdend->dma,
   3017  1.223    bouyer 	    ii->stdend->offs + offsetof(uhci_td_t, td_status),
   3018  1.223    bouyer 	    sizeof(ii->stdend->td.td_status),
   3019  1.223    bouyer 	    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   3020   1.48  augustss 
   3021   1.92  augustss 	uhci_del_intr_info(ii);	/* remove from active list */
   3022  1.223    bouyer 
   3023  1.223    bouyer 	offs = 0;
   3024  1.223    bouyer 	for (i = 0; i < xfer->nframes; i++) {
   3025  1.223    bouyer 		usb_syncmem(&xfer->dmabuf, offs, xfer->frlengths[i],
   3026  1.223    bouyer 		    rd ? BUS_DMASYNC_POSTREAD : BUS_DMASYNC_POSTWRITE);
   3027  1.223    bouyer 		offs += xfer->frlengths[i];
   3028  1.223    bouyer 	}
   3029   1.16  augustss }
   3030   1.16  augustss 
   3031    1.1  augustss void
   3032  1.119  augustss uhci_device_intr_done(usbd_xfer_handle xfer)
   3033    1.1  augustss {
   3034   1.92  augustss 	uhci_intr_info_t *ii = &UXFER(xfer)->iinfo;
   3035    1.1  augustss 	uhci_softc_t *sc = ii->sc;
   3036   1.63  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)xfer->pipe;
   3037    1.1  augustss 	uhci_soft_qh_t *sqh;
   3038  1.223    bouyer 	int i, npoll, isread;
   3039    1.1  augustss 
   3040  1.173      gson 	DPRINTFN(5, ("uhci_device_intr_done: length=%d\n", xfer->actlen));
   3041    1.1  augustss 
   3042  1.257     skrll 	KASSERT(sc->sc_bus.use_polling || mutex_owned(&sc->sc_lock));
   3043  1.248       mrg 
   3044    1.1  augustss 	npoll = upipe->u.intr.npoll;
   3045    1.1  augustss 	for(i = 0; i < npoll; i++) {
   3046    1.1  augustss 		sqh = upipe->u.intr.qhs[i];
   3047  1.121  augustss 		sqh->elink = NULL;
   3048   1.88   tsutsui 		sqh->qh.qh_elink = htole32(UHCI_PTR_T);
   3049  1.223    bouyer 		usb_syncmem(&sqh->dma,
   3050  1.223    bouyer 		    sqh->offs + offsetof(uhci_qh_t, qh_elink),
   3051  1.223    bouyer 		    sizeof(sqh->qh.qh_elink),
   3052  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   3053    1.1  augustss 	}
   3054  1.149  augustss 	uhci_free_std_chain(sc, ii->stdstart, NULL);
   3055    1.1  augustss 
   3056  1.223    bouyer 	isread = UE_GET_DIR(upipe->pipe.endpoint->edesc->bEndpointAddress) == UE_DIR_IN;
   3057  1.250  christos 	usb_syncmem(&xfer->dmabuf, 0, xfer->length,
   3058  1.223    bouyer 	    isread ? BUS_DMASYNC_POSTREAD : BUS_DMASYNC_POSTWRITE);
   3059  1.223    bouyer 
   3060    1.1  augustss 	/* XXX Wasteful. */
   3061   1.63  augustss 	if (xfer->pipe->repeat) {
   3062   1.55  augustss 		uhci_soft_td_t *data, *dataend;
   3063    1.1  augustss 
   3064   1.92  augustss 		DPRINTFN(5,("uhci_device_intr_done: requeing\n"));
   3065   1.92  augustss 
   3066    1.1  augustss 		/* This alloc cannot fail since we freed the chain above. */
   3067  1.221  jmcneill 		uhci_alloc_std_chain(upipe, sc, xfer->length,
   3068  1.221  jmcneill 				     upipe->u.intr.isread, xfer->flags,
   3069   1.63  augustss 				     &xfer->dmabuf, &data, &dataend);
   3070   1.88   tsutsui 		dataend->td.td_status |= htole32(UHCI_TD_IOC);
   3071  1.223    bouyer 		usb_syncmem(&dataend->dma,
   3072  1.223    bouyer 		    dataend->offs + offsetof(uhci_td_t, td_status),
   3073  1.223    bouyer 		    sizeof(dataend->td.td_status),
   3074  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   3075    1.1  augustss 
   3076   1.59  augustss #ifdef UHCI_DEBUG
   3077    1.1  augustss 		if (uhcidebug > 10) {
   3078   1.55  augustss 			DPRINTF(("uhci_device_intr_done: data(1)\n"));
   3079   1.55  augustss 			uhci_dump_tds(data);
   3080    1.1  augustss 			uhci_dump_qh(upipe->u.intr.qhs[0]);
   3081    1.1  augustss 		}
   3082    1.1  augustss #endif
   3083    1.1  augustss 
   3084   1.55  augustss 		ii->stdstart = data;
   3085   1.55  augustss 		ii->stdend = dataend;
   3086    1.7  augustss #ifdef DIAGNOSTIC
   3087   1.70  augustss 		if (!ii->isdone) {
   3088   1.70  augustss 			printf("uhci_device_intr_done: not done, ii=%p\n", ii);
   3089   1.70  augustss 		}
   3090    1.7  augustss 		ii->isdone = 0;
   3091    1.7  augustss #endif
   3092    1.1  augustss 		for (i = 0; i < npoll; i++) {
   3093    1.1  augustss 			sqh = upipe->u.intr.qhs[i];
   3094   1.55  augustss 			sqh->elink = data;
   3095  1.121  augustss 			sqh->qh.qh_elink = htole32(data->physaddr | UHCI_PTR_TD);
   3096  1.223    bouyer 			usb_syncmem(&sqh->dma,
   3097  1.223    bouyer 			    sqh->offs + offsetof(uhci_qh_t, qh_elink),
   3098  1.223    bouyer 			    sizeof(sqh->qh.qh_elink),
   3099  1.223    bouyer 			    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   3100    1.1  augustss 		}
   3101   1.92  augustss 		xfer->status = USBD_IN_PROGRESS;
   3102   1.92  augustss 		/* The ii is already on the examined list, just leave it. */
   3103    1.1  augustss 	} else {
   3104   1.92  augustss 		DPRINTFN(5,("uhci_device_intr_done: removing\n"));
   3105  1.169  augustss 		if (uhci_active_intr_info(ii))
   3106  1.169  augustss 			uhci_del_intr_info(ii);
   3107    1.1  augustss 	}
   3108    1.1  augustss }
   3109    1.1  augustss 
   3110    1.1  augustss /* Deallocate request data structures */
   3111    1.1  augustss void
   3112  1.119  augustss uhci_device_ctrl_done(usbd_xfer_handle xfer)
   3113    1.1  augustss {
   3114   1.92  augustss 	uhci_intr_info_t *ii = &UXFER(xfer)->iinfo;
   3115    1.1  augustss 	uhci_softc_t *sc = ii->sc;
   3116   1.63  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)xfer->pipe;
   3117  1.223    bouyer 	int len = UGETW(xfer->request.wLength);
   3118  1.223    bouyer 	int isread = (xfer->request.bmRequestType & UT_READ);
   3119    1.1  augustss 
   3120  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   3121  1.248       mrg 
   3122    1.7  augustss #ifdef DIAGNOSTIC
   3123   1.63  augustss 	if (!(xfer->rqflags & URQ_REQUEST))
   3124  1.173      gson 		panic("uhci_device_ctrl_done: not a request");
   3125    1.7  augustss #endif
   3126    1.1  augustss 
   3127  1.169  augustss 	if (!uhci_active_intr_info(ii))
   3128  1.169  augustss 		return;
   3129  1.169  augustss 
   3130   1.92  augustss 	uhci_del_intr_info(ii);	/* remove from active list */
   3131    1.1  augustss 
   3132  1.144  augustss 	if (upipe->pipe.device->speed == USB_SPEED_LOW)
   3133  1.123  augustss 		uhci_remove_ls_ctrl(sc, upipe->u.ctl.sqh);
   3134  1.123  augustss 	else
   3135  1.123  augustss 		uhci_remove_hs_ctrl(sc, upipe->u.ctl.sqh);
   3136    1.1  augustss 
   3137   1.49  augustss 	if (upipe->u.ctl.length != 0)
   3138   1.42  augustss 		uhci_free_std_chain(sc, ii->stdstart->link.std, ii->stdend);
   3139   1.49  augustss 
   3140  1.223    bouyer 	if (len) {
   3141  1.250  christos 		usb_syncmem(&xfer->dmabuf, 0, len,
   3142  1.223    bouyer 		    isread ? BUS_DMASYNC_POSTREAD : BUS_DMASYNC_POSTWRITE);
   3143  1.223    bouyer 	}
   3144  1.223    bouyer 	usb_syncmem(&upipe->u.ctl.reqdma, 0,
   3145  1.223    bouyer 	    sizeof(usb_device_request_t),  BUS_DMASYNC_POSTWRITE);
   3146  1.223    bouyer 
   3147  1.173      gson 	DPRINTFN(5, ("uhci_device_ctrl_done: length=%d\n", xfer->actlen));
   3148    1.1  augustss }
   3149    1.1  augustss 
   3150    1.1  augustss /* Deallocate request data structures */
   3151    1.1  augustss void
   3152  1.119  augustss uhci_device_bulk_done(usbd_xfer_handle xfer)
   3153    1.1  augustss {
   3154   1.92  augustss 	uhci_intr_info_t *ii = &UXFER(xfer)->iinfo;
   3155    1.1  augustss 	uhci_softc_t *sc = ii->sc;
   3156   1.63  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)xfer->pipe;
   3157  1.169  augustss 
   3158  1.173      gson 	DPRINTFN(5,("uhci_device_bulk_done: xfer=%p ii=%p sc=%p upipe=%p\n",
   3159  1.169  augustss 		    xfer, ii, sc, upipe));
   3160  1.169  augustss 
   3161  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   3162  1.248       mrg 
   3163  1.169  augustss 	if (!uhci_active_intr_info(ii))
   3164  1.169  augustss 		return;
   3165    1.1  augustss 
   3166   1.92  augustss 	uhci_del_intr_info(ii);	/* remove from active list */
   3167    1.1  augustss 
   3168    1.1  augustss 	uhci_remove_bulk(sc, upipe->u.bulk.sqh);
   3169   1.32  augustss 
   3170  1.149  augustss 	uhci_free_std_chain(sc, ii->stdstart, NULL);
   3171   1.32  augustss 
   3172  1.173      gson 	DPRINTFN(5, ("uhci_device_bulk_done: length=%d\n", xfer->actlen));
   3173    1.1  augustss }
   3174    1.1  augustss 
   3175    1.1  augustss /* Add interrupt QH, called with vflock. */
   3176    1.1  augustss void
   3177  1.119  augustss uhci_add_intr(uhci_softc_t *sc, uhci_soft_qh_t *sqh)
   3178    1.1  augustss {
   3179   1.92  augustss 	struct uhci_vframe *vf = &sc->sc_vframes[sqh->pos];
   3180   1.42  augustss 	uhci_soft_qh_t *eqh;
   3181    1.1  augustss 
   3182   1.92  augustss 	DPRINTFN(4, ("uhci_add_intr: n=%d sqh=%p\n", sqh->pos, sqh));
   3183   1.92  augustss 
   3184   1.42  augustss 	eqh = vf->eqh;
   3185  1.223    bouyer 	usb_syncmem(&eqh->dma, eqh->offs + offsetof(uhci_qh_t, qh_hlink),
   3186  1.223    bouyer 	    sizeof(eqh->qh.qh_hlink),
   3187  1.223    bouyer 	    BUS_DMASYNC_POSTWRITE);
   3188   1.42  augustss 	sqh->hlink       = eqh->hlink;
   3189   1.42  augustss 	sqh->qh.qh_hlink = eqh->qh.qh_hlink;
   3190  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs + offsetof(uhci_qh_t, qh_hlink),
   3191  1.223    bouyer 	    sizeof(sqh->qh.qh_hlink),
   3192  1.223    bouyer 	    BUS_DMASYNC_PREWRITE);
   3193   1.42  augustss 	eqh->hlink       = sqh;
   3194  1.121  augustss 	eqh->qh.qh_hlink = htole32(sqh->physaddr | UHCI_PTR_QH);
   3195  1.223    bouyer 	usb_syncmem(&eqh->dma, eqh->offs + offsetof(uhci_qh_t, qh_hlink),
   3196  1.223    bouyer 	    sizeof(eqh->qh.qh_hlink),
   3197  1.223    bouyer 	    BUS_DMASYNC_PREWRITE);
   3198    1.1  augustss 	vf->eqh = sqh;
   3199    1.1  augustss 	vf->bandwidth++;
   3200    1.1  augustss }
   3201    1.1  augustss 
   3202  1.119  augustss /* Remove interrupt QH. */
   3203    1.1  augustss void
   3204  1.119  augustss uhci_remove_intr(uhci_softc_t *sc, uhci_soft_qh_t *sqh)
   3205    1.1  augustss {
   3206   1.92  augustss 	struct uhci_vframe *vf = &sc->sc_vframes[sqh->pos];
   3207    1.1  augustss 	uhci_soft_qh_t *pqh;
   3208    1.1  augustss 
   3209   1.92  augustss 	DPRINTFN(4, ("uhci_remove_intr: n=%d sqh=%p\n", sqh->pos, sqh));
   3210    1.1  augustss 
   3211  1.124  augustss 	/* See comment in uhci_remove_ctrl() */
   3212  1.223    bouyer 
   3213  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs + offsetof(uhci_qh_t, qh_elink),
   3214  1.223    bouyer 	    sizeof(sqh->qh.qh_elink),
   3215  1.223    bouyer 	    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   3216  1.124  augustss 	if (!(sqh->qh.qh_elink & htole32(UHCI_PTR_T))) {
   3217  1.124  augustss 		sqh->qh.qh_elink = htole32(UHCI_PTR_T);
   3218  1.223    bouyer 		usb_syncmem(&sqh->dma,
   3219  1.223    bouyer 		    sqh->offs + offsetof(uhci_qh_t, qh_elink),
   3220  1.223    bouyer 		    sizeof(sqh->qh.qh_elink),
   3221  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   3222  1.124  augustss 		delay(UHCI_QH_REMOVE_DELAY);
   3223  1.124  augustss 	}
   3224  1.124  augustss 
   3225   1.92  augustss 	pqh = uhci_find_prev_qh(vf->hqh, sqh);
   3226  1.223    bouyer 	usb_syncmem(&sqh->dma, sqh->offs + offsetof(uhci_qh_t, qh_hlink),
   3227  1.223    bouyer 	    sizeof(sqh->qh.qh_hlink),
   3228  1.223    bouyer 	    BUS_DMASYNC_POSTWRITE | BUS_DMASYNC_POSTREAD);
   3229   1.42  augustss 	pqh->hlink       = sqh->hlink;
   3230   1.42  augustss 	pqh->qh.qh_hlink = sqh->qh.qh_hlink;
   3231  1.223    bouyer 	usb_syncmem(&pqh->dma, pqh->offs + offsetof(uhci_qh_t, qh_hlink),
   3232  1.223    bouyer 	    sizeof(pqh->qh.qh_hlink),
   3233  1.223    bouyer 	    BUS_DMASYNC_PREWRITE);
   3234  1.124  augustss 	delay(UHCI_QH_REMOVE_DELAY);
   3235    1.1  augustss 	if (vf->eqh == sqh)
   3236    1.1  augustss 		vf->eqh = pqh;
   3237    1.1  augustss 	vf->bandwidth--;
   3238    1.1  augustss }
   3239    1.1  augustss 
   3240    1.1  augustss usbd_status
   3241  1.119  augustss uhci_device_setintr(uhci_softc_t *sc, struct uhci_pipe *upipe, int ival)
   3242    1.1  augustss {
   3243    1.1  augustss 	uhci_soft_qh_t *sqh;
   3244  1.248       mrg 	int i, npoll;
   3245    1.1  augustss 	u_int bestbw, bw, bestoffs, offs;
   3246    1.1  augustss 
   3247  1.173      gson 	DPRINTFN(2, ("uhci_device_setintr: pipe=%p\n", upipe));
   3248    1.1  augustss 	if (ival == 0) {
   3249  1.173      gson 		printf("uhci_device_setintr: 0 interval\n");
   3250    1.1  augustss 		return (USBD_INVAL);
   3251    1.1  augustss 	}
   3252    1.1  augustss 
   3253    1.1  augustss 	if (ival > UHCI_VFRAMELIST_COUNT)
   3254    1.1  augustss 		ival = UHCI_VFRAMELIST_COUNT;
   3255    1.1  augustss 	npoll = (UHCI_VFRAMELIST_COUNT + ival - 1) / ival;
   3256  1.173      gson 	DPRINTFN(2, ("uhci_device_setintr: ival=%d npoll=%d\n", ival, npoll));
   3257    1.1  augustss 
   3258    1.1  augustss 	upipe->u.intr.npoll = npoll;
   3259  1.152  augustss 	upipe->u.intr.qhs =
   3260  1.248       mrg 		kmem_alloc(npoll * sizeof(uhci_soft_qh_t *), KM_SLEEP);
   3261  1.248       mrg 	if (upipe->u.intr.qhs == NULL)
   3262  1.248       mrg 		return USBD_NOMEM;
   3263    1.1  augustss 
   3264  1.152  augustss 	/*
   3265    1.1  augustss 	 * Figure out which offset in the schedule that has most
   3266    1.1  augustss 	 * bandwidth left over.
   3267    1.1  augustss 	 */
   3268    1.1  augustss #define MOD(i) ((i) & (UHCI_VFRAMELIST_COUNT-1))
   3269    1.1  augustss 	for (bestoffs = offs = 0, bestbw = ~0; offs < ival; offs++) {
   3270    1.1  augustss 		for (bw = i = 0; i < npoll; i++)
   3271    1.1  augustss 			bw += sc->sc_vframes[MOD(i * ival + offs)].bandwidth;
   3272    1.1  augustss 		if (bw < bestbw) {
   3273    1.1  augustss 			bestbw = bw;
   3274    1.1  augustss 			bestoffs = offs;
   3275    1.1  augustss 		}
   3276    1.1  augustss 	}
   3277  1.173      gson 	DPRINTFN(1, ("uhci_device_setintr: bw=%d offs=%d\n", bestbw, bestoffs));
   3278    1.1  augustss 
   3279  1.248       mrg 	mutex_enter(&sc->sc_lock);
   3280    1.1  augustss 	for(i = 0; i < npoll; i++) {
   3281    1.1  augustss 		upipe->u.intr.qhs[i] = sqh = uhci_alloc_sqh(sc);
   3282  1.121  augustss 		sqh->elink = NULL;
   3283   1.88   tsutsui 		sqh->qh.qh_elink = htole32(UHCI_PTR_T);
   3284  1.223    bouyer 		usb_syncmem(&sqh->dma,
   3285  1.223    bouyer 		    sqh->offs + offsetof(uhci_qh_t, qh_elink),
   3286  1.223    bouyer 		    sizeof(sqh->qh.qh_elink),
   3287  1.223    bouyer 		    BUS_DMASYNC_PREWRITE | BUS_DMASYNC_PREREAD);
   3288    1.1  augustss 		sqh->pos = MOD(i * ival + bestoffs);
   3289    1.1  augustss 	}
   3290    1.1  augustss #undef MOD
   3291    1.1  augustss 
   3292    1.1  augustss 	/* Enter QHs into the controller data structures. */
   3293    1.1  augustss 	for(i = 0; i < npoll; i++)
   3294   1.92  augustss 		uhci_add_intr(sc, upipe->u.intr.qhs[i]);
   3295  1.248       mrg 	mutex_exit(&sc->sc_lock);
   3296    1.1  augustss 
   3297  1.173      gson 	DPRINTFN(5, ("uhci_device_setintr: returns %p\n", upipe));
   3298    1.1  augustss 	return (USBD_NORMAL_COMPLETION);
   3299    1.1  augustss }
   3300    1.1  augustss 
   3301    1.1  augustss /* Open a new pipe. */
   3302    1.1  augustss usbd_status
   3303  1.119  augustss uhci_open(usbd_pipe_handle pipe)
   3304    1.1  augustss {
   3305  1.216  drochner 	uhci_softc_t *sc = pipe->device->bus->hci_private;
   3306    1.1  augustss 	struct uhci_pipe *upipe = (struct uhci_pipe *)pipe;
   3307    1.1  augustss 	usb_endpoint_descriptor_t *ed = pipe->endpoint->edesc;
   3308  1.248       mrg 	usbd_status err = USBD_NOMEM;
   3309   1.79  augustss 	int ival;
   3310    1.1  augustss 
   3311    1.1  augustss 	DPRINTFN(1, ("uhci_open: pipe=%p, addr=%d, endpt=%d (%d)\n",
   3312  1.152  augustss 		     pipe, pipe->device->address,
   3313    1.1  augustss 		     ed->bEndpointAddress, sc->sc_addr));
   3314   1.92  augustss 
   3315  1.248       mrg 	if (sc->sc_dying)
   3316  1.248       mrg 		return USBD_IOERROR;
   3317  1.248       mrg 
   3318   1.92  augustss 	upipe->aborting = 0;
   3319  1.236  drochner 	/* toggle state needed for bulk endpoints */
   3320  1.236  drochner 	upipe->nexttoggle = pipe->endpoint->datatoggle;
   3321   1.92  augustss 
   3322    1.1  augustss 	if (pipe->device->address == sc->sc_addr) {
   3323    1.1  augustss 		switch (ed->bEndpointAddress) {
   3324    1.1  augustss 		case USB_CONTROL_ENDPOINT:
   3325    1.1  augustss 			pipe->methods = &uhci_root_ctrl_methods;
   3326    1.1  augustss 			break;
   3327   1.45  augustss 		case UE_DIR_IN | UHCI_INTR_ENDPT:
   3328    1.1  augustss 			pipe->methods = &uhci_root_intr_methods;
   3329    1.1  augustss 			break;
   3330    1.1  augustss 		default:
   3331    1.1  augustss 			return (USBD_INVAL);
   3332    1.1  augustss 		}
   3333    1.1  augustss 	} else {
   3334    1.1  augustss 		switch (ed->bmAttributes & UE_XFERTYPE) {
   3335    1.1  augustss 		case UE_CONTROL:
   3336    1.1  augustss 			pipe->methods = &uhci_device_ctrl_methods;
   3337    1.1  augustss 			upipe->u.ctl.sqh = uhci_alloc_sqh(sc);
   3338   1.63  augustss 			if (upipe->u.ctl.sqh == NULL)
   3339    1.5  augustss 				goto bad;
   3340    1.1  augustss 			upipe->u.ctl.setup = uhci_alloc_std(sc);
   3341   1.63  augustss 			if (upipe->u.ctl.setup == NULL) {
   3342    1.5  augustss 				uhci_free_sqh(sc, upipe->u.ctl.sqh);
   3343    1.5  augustss 				goto bad;
   3344    1.5  augustss 			}
   3345    1.1  augustss 			upipe->u.ctl.stat = uhci_alloc_std(sc);
   3346   1.63  augustss 			if (upipe->u.ctl.stat == NULL) {
   3347    1.5  augustss 				uhci_free_sqh(sc, upipe->u.ctl.sqh);
   3348    1.5  augustss 				uhci_free_std(sc, upipe->u.ctl.setup);
   3349    1.5  augustss 				goto bad;
   3350    1.5  augustss 			}
   3351  1.152  augustss 			err = usb_allocmem(&sc->sc_bus,
   3352  1.152  augustss 				  sizeof(usb_device_request_t),
   3353   1.63  augustss 				  0, &upipe->u.ctl.reqdma);
   3354   1.63  augustss 			if (err) {
   3355    1.5  augustss 				uhci_free_sqh(sc, upipe->u.ctl.sqh);
   3356    1.5  augustss 				uhci_free_std(sc, upipe->u.ctl.setup);
   3357    1.5  augustss 				uhci_free_std(sc, upipe->u.ctl.stat);
   3358    1.5  augustss 				goto bad;
   3359    1.5  augustss 			}
   3360    1.1  augustss 			break;
   3361    1.1  augustss 		case UE_INTERRUPT:
   3362    1.1  augustss 			pipe->methods = &uhci_device_intr_methods;
   3363   1.79  augustss 			ival = pipe->interval;
   3364   1.79  augustss 			if (ival == USBD_DEFAULT_INTERVAL)
   3365   1.79  augustss 				ival = ed->bInterval;
   3366   1.80  augustss 			return (uhci_device_setintr(sc, upipe, ival));
   3367    1.1  augustss 		case UE_ISOCHRONOUS:
   3368   1.16  augustss 			pipe->methods = &uhci_device_isoc_methods;
   3369   1.48  augustss 			return (uhci_setup_isoc(pipe));
   3370    1.1  augustss 		case UE_BULK:
   3371    1.1  augustss 			pipe->methods = &uhci_device_bulk_methods;
   3372    1.1  augustss 			upipe->u.bulk.sqh = uhci_alloc_sqh(sc);
   3373   1.63  augustss 			if (upipe->u.bulk.sqh == NULL)
   3374    1.5  augustss 				goto bad;
   3375    1.1  augustss 			break;
   3376    1.1  augustss 		}
   3377    1.1  augustss 	}
   3378    1.1  augustss 	return (USBD_NORMAL_COMPLETION);
   3379    1.5  augustss 
   3380    1.5  augustss  bad:
   3381  1.248       mrg 	return USBD_NOMEM;
   3382    1.1  augustss }
   3383    1.1  augustss 
   3384    1.1  augustss /*
   3385    1.1  augustss  * Data structures and routines to emulate the root hub.
   3386    1.1  augustss  */
   3387    1.1  augustss usb_device_descriptor_t uhci_devd = {
   3388    1.1  augustss 	USB_DEVICE_DESCRIPTOR_SIZE,
   3389    1.1  augustss 	UDESC_DEVICE,		/* type */
   3390    1.1  augustss 	{0x00, 0x01},		/* USB version */
   3391   1.87  augustss 	UDCLASS_HUB,		/* class */
   3392   1.87  augustss 	UDSUBCLASS_HUB,		/* subclass */
   3393  1.144  augustss 	UDPROTO_FSHUB,		/* protocol */
   3394    1.1  augustss 	64,			/* max packet */
   3395    1.1  augustss 	{0},{0},{0x00,0x01},	/* device id */
   3396    1.1  augustss 	1,2,0,			/* string indicies */
   3397    1.1  augustss 	1			/* # of configurations */
   3398    1.1  augustss };
   3399    1.1  augustss 
   3400  1.208  drochner const usb_config_descriptor_t uhci_confd = {
   3401    1.1  augustss 	USB_CONFIG_DESCRIPTOR_SIZE,
   3402    1.1  augustss 	UDESC_CONFIG,
   3403    1.1  augustss 	{USB_CONFIG_DESCRIPTOR_SIZE +
   3404    1.1  augustss 	 USB_INTERFACE_DESCRIPTOR_SIZE +
   3405    1.1  augustss 	 USB_ENDPOINT_DESCRIPTOR_SIZE},
   3406    1.1  augustss 	1,
   3407    1.1  augustss 	1,
   3408    1.1  augustss 	0,
   3409  1.206  drochner 	UC_ATTR_MBO | UC_SELF_POWERED,
   3410    1.1  augustss 	0			/* max power */
   3411    1.1  augustss };
   3412    1.1  augustss 
   3413  1.208  drochner const usb_interface_descriptor_t uhci_ifcd = {
   3414    1.1  augustss 	USB_INTERFACE_DESCRIPTOR_SIZE,
   3415    1.1  augustss 	UDESC_INTERFACE,
   3416    1.1  augustss 	0,
   3417    1.1  augustss 	0,
   3418    1.1  augustss 	1,
   3419   1.87  augustss 	UICLASS_HUB,
   3420   1.87  augustss 	UISUBCLASS_HUB,
   3421  1.144  augustss 	UIPROTO_FSHUB,
   3422    1.1  augustss 	0
   3423    1.1  augustss };
   3424    1.1  augustss 
   3425  1.208  drochner const usb_endpoint_descriptor_t uhci_endpd = {
   3426    1.1  augustss 	USB_ENDPOINT_DESCRIPTOR_SIZE,
   3427    1.1  augustss 	UDESC_ENDPOINT,
   3428   1.45  augustss 	UE_DIR_IN | UHCI_INTR_ENDPT,
   3429    1.1  augustss 	UE_INTERRUPT,
   3430    1.1  augustss 	{8},
   3431    1.1  augustss 	255
   3432    1.1  augustss };
   3433    1.1  augustss 
   3434  1.208  drochner const usb_hub_descriptor_t uhci_hubd_piix = {
   3435    1.1  augustss 	USB_HUB_DESCRIPTOR_SIZE,
   3436    1.1  augustss 	UDESC_HUB,
   3437    1.1  augustss 	2,
   3438    1.1  augustss 	{ UHD_PWR_NO_SWITCH | UHD_OC_INDIVIDUAL, 0 },
   3439    1.1  augustss 	50,			/* power on to power good */
   3440    1.1  augustss 	0,
   3441    1.1  augustss 	{ 0x00 },		/* both ports are removable */
   3442  1.199  christos 	{ 0 },
   3443    1.1  augustss };
   3444    1.1  augustss 
   3445    1.1  augustss /*
   3446  1.166   dsainty  * The USB hub protocol requires that SET_FEATURE(PORT_RESET) also
   3447  1.166   dsainty  * enables the port, and also states that SET_FEATURE(PORT_ENABLE)
   3448  1.166   dsainty  * should not be used by the USB subsystem.  As we cannot issue a
   3449  1.166   dsainty  * SET_FEATURE(PORT_ENABLE) externally, we must ensure that the port
   3450  1.166   dsainty  * will be enabled as part of the reset.
   3451  1.166   dsainty  *
   3452  1.166   dsainty  * On the VT83C572, the port cannot be successfully enabled until the
   3453  1.166   dsainty  * outstanding "port enable change" and "connection status change"
   3454  1.166   dsainty  * events have been reset.
   3455  1.166   dsainty  */
   3456  1.166   dsainty Static usbd_status
   3457  1.166   dsainty uhci_portreset(uhci_softc_t *sc, int index)
   3458  1.166   dsainty {
   3459  1.166   dsainty 	int lim, port, x;
   3460  1.166   dsainty 
   3461  1.166   dsainty 	if (index == 1)
   3462  1.166   dsainty 		port = UHCI_PORTSC1;
   3463  1.166   dsainty 	else if (index == 2)
   3464  1.166   dsainty 		port = UHCI_PORTSC2;
   3465  1.166   dsainty 	else
   3466  1.166   dsainty 		return (USBD_IOERROR);
   3467  1.166   dsainty 
   3468  1.166   dsainty 	x = URWMASK(UREAD2(sc, port));
   3469  1.166   dsainty 	UWRITE2(sc, port, x | UHCI_PORTSC_PR);
   3470  1.166   dsainty 
   3471  1.166   dsainty 	usb_delay_ms(&sc->sc_bus, USB_PORT_ROOT_RESET_DELAY);
   3472  1.166   dsainty 
   3473  1.166   dsainty 	DPRINTFN(3,("uhci port %d reset, status0 = 0x%04x\n",
   3474  1.166   dsainty 		    index, UREAD2(sc, port)));
   3475  1.166   dsainty 
   3476  1.166   dsainty 	x = URWMASK(UREAD2(sc, port));
   3477  1.222  drochner 	UWRITE2(sc, port, x & ~(UHCI_PORTSC_PR | UHCI_PORTSC_SUSP));
   3478  1.166   dsainty 
   3479  1.166   dsainty 	delay(100);
   3480  1.166   dsainty 
   3481  1.166   dsainty 	DPRINTFN(3,("uhci port %d reset, status1 = 0x%04x\n",
   3482  1.166   dsainty 		    index, UREAD2(sc, port)));
   3483  1.166   dsainty 
   3484  1.166   dsainty 	x = URWMASK(UREAD2(sc, port));
   3485  1.166   dsainty 	UWRITE2(sc, port, x  | UHCI_PORTSC_PE);
   3486  1.166   dsainty 
   3487  1.166   dsainty 	for (lim = 10; --lim > 0;) {
   3488  1.166   dsainty 		usb_delay_ms(&sc->sc_bus, USB_PORT_RESET_DELAY);
   3489  1.166   dsainty 
   3490  1.166   dsainty 		x = UREAD2(sc, port);
   3491  1.166   dsainty 
   3492  1.166   dsainty 		DPRINTFN(3,("uhci port %d iteration %u, status = 0x%04x\n",
   3493  1.166   dsainty 			    index, lim, x));
   3494  1.166   dsainty 
   3495  1.166   dsainty 		if (!(x & UHCI_PORTSC_CCS)) {
   3496  1.166   dsainty 			/*
   3497  1.166   dsainty 			 * No device is connected (or was disconnected
   3498  1.166   dsainty 			 * during reset).  Consider the port reset.
   3499  1.166   dsainty 			 * The delay must be long enough to ensure on
   3500  1.166   dsainty 			 * the initial iteration that the device
   3501  1.166   dsainty 			 * connection will have been registered.  50ms
   3502  1.166   dsainty 			 * appears to be sufficient, but 20ms is not.
   3503  1.166   dsainty 			 */
   3504  1.166   dsainty 			DPRINTFN(3,("uhci port %d loop %u, device detached\n",
   3505  1.166   dsainty 				    index, lim));
   3506  1.166   dsainty 			break;
   3507  1.166   dsainty 		}
   3508  1.166   dsainty 
   3509  1.166   dsainty 		if (x & (UHCI_PORTSC_POEDC | UHCI_PORTSC_CSC)) {
   3510  1.166   dsainty 			/*
   3511  1.166   dsainty 			 * Port enabled changed and/or connection
   3512  1.166   dsainty 			 * status changed were set.  Reset either or
   3513  1.166   dsainty 			 * both raised flags (by writing a 1 to that
   3514  1.166   dsainty 			 * bit), and wait again for state to settle.
   3515  1.166   dsainty 			 */
   3516  1.166   dsainty 			UWRITE2(sc, port, URWMASK(x) |
   3517  1.166   dsainty 				(x & (UHCI_PORTSC_POEDC | UHCI_PORTSC_CSC)));
   3518  1.166   dsainty 			continue;
   3519  1.166   dsainty 		}
   3520  1.166   dsainty 
   3521  1.166   dsainty 		if (x & UHCI_PORTSC_PE)
   3522  1.166   dsainty 			/* Port is enabled */
   3523  1.166   dsainty 			break;
   3524  1.166   dsainty 
   3525  1.166   dsainty 		UWRITE2(sc, port, URWMASK(x) | UHCI_PORTSC_PE);
   3526  1.166   dsainty 	}
   3527  1.166   dsainty 
   3528  1.166   dsainty 	DPRINTFN(3,("uhci port %d reset, status2 = 0x%04x\n",
   3529  1.166   dsainty 		    index, UREAD2(sc, port)));
   3530  1.166   dsainty 
   3531  1.166   dsainty 	if (lim <= 0) {
   3532  1.166   dsainty 		DPRINTFN(1,("uhci port %d reset timed out\n", index));
   3533  1.166   dsainty 		return (USBD_TIMEOUT);
   3534  1.166   dsainty 	}
   3535  1.184     perry 
   3536  1.166   dsainty 	sc->sc_isreset = 1;
   3537  1.166   dsainty 	return (USBD_NORMAL_COMPLETION);
   3538  1.166   dsainty }
   3539  1.166   dsainty 
   3540  1.166   dsainty /*
   3541    1.1  augustss  * Simulate a hardware hub by handling all the necessary requests.
   3542    1.1  augustss  */
   3543    1.1  augustss usbd_status
   3544  1.119  augustss uhci_root_ctrl_transfer(usbd_xfer_handle xfer)
   3545    1.1  augustss {
   3546  1.248       mrg 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   3547   1.63  augustss 	usbd_status err;
   3548   1.16  augustss 
   3549   1.52  augustss 	/* Insert last in queue. */
   3550  1.248       mrg 	mutex_enter(&sc->sc_lock);
   3551   1.63  augustss 	err = usb_insert_transfer(xfer);
   3552  1.248       mrg 	mutex_exit(&sc->sc_lock);
   3553   1.63  augustss 	if (err)
   3554   1.63  augustss 		return (err);
   3555   1.52  augustss 
   3556  1.152  augustss 	/*
   3557   1.94  augustss 	 * Pipe isn't running (otherwise err would be USBD_INPROG),
   3558   1.94  augustss 	 * so start it first.
   3559   1.67  augustss 	 */
   3560   1.63  augustss 	return (uhci_root_ctrl_start(SIMPLEQ_FIRST(&xfer->pipe->queue)));
   3561   1.16  augustss }
   3562   1.16  augustss 
   3563   1.16  augustss usbd_status
   3564  1.119  augustss uhci_root_ctrl_start(usbd_xfer_handle xfer)
   3565   1.16  augustss {
   3566  1.216  drochner 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   3567    1.1  augustss 	usb_device_request_t *req;
   3568   1.59  augustss 	void *buf = NULL;
   3569    1.1  augustss 	int port, x;
   3570  1.248       mrg 	int len, value, index, status, change, l, totlen = 0;
   3571    1.1  augustss 	usb_port_status_t ps;
   3572   1.63  augustss 	usbd_status err;
   3573    1.1  augustss 
   3574   1.82  augustss 	if (sc->sc_dying)
   3575   1.82  augustss 		return (USBD_IOERROR);
   3576   1.82  augustss 
   3577   1.48  augustss #ifdef DIAGNOSTIC
   3578   1.63  augustss 	if (!(xfer->rqflags & URQ_REQUEST))
   3579  1.248       mrg 		panic("uhci_root_ctrl_start: not a request");
   3580   1.48  augustss #endif
   3581   1.63  augustss 	req = &xfer->request;
   3582    1.1  augustss 
   3583  1.152  augustss 	DPRINTFN(2,("uhci_root_ctrl_control type=0x%02x request=%02x\n",
   3584    1.1  augustss 		    req->bmRequestType, req->bRequest));
   3585    1.1  augustss 
   3586    1.1  augustss 	len = UGETW(req->wLength);
   3587    1.1  augustss 	value = UGETW(req->wValue);
   3588    1.1  augustss 	index = UGETW(req->wIndex);
   3589   1.49  augustss 
   3590   1.49  augustss 	if (len != 0)
   3591  1.159  augustss 		buf = KERNADDR(&xfer->dmabuf, 0);
   3592   1.49  augustss 
   3593    1.1  augustss #define C(x,y) ((x) | ((y) << 8))
   3594    1.1  augustss 	switch(C(req->bRequest, req->bmRequestType)) {
   3595    1.1  augustss 	case C(UR_CLEAR_FEATURE, UT_WRITE_DEVICE):
   3596    1.1  augustss 	case C(UR_CLEAR_FEATURE, UT_WRITE_INTERFACE):
   3597    1.1  augustss 	case C(UR_CLEAR_FEATURE, UT_WRITE_ENDPOINT):
   3598  1.152  augustss 		/*
   3599   1.13  augustss 		 * DEVICE_REMOTE_WAKEUP and ENDPOINT_HALT are no-ops
   3600    1.1  augustss 		 * for the integrated root hub.
   3601    1.1  augustss 		 */
   3602    1.1  augustss 		break;
   3603    1.1  augustss 	case C(UR_GET_CONFIG, UT_READ_DEVICE):
   3604    1.1  augustss 		if (len > 0) {
   3605    1.1  augustss 			*(u_int8_t *)buf = sc->sc_conf;
   3606    1.1  augustss 			totlen = 1;
   3607    1.1  augustss 		}
   3608    1.1  augustss 		break;
   3609    1.1  augustss 	case C(UR_GET_DESCRIPTOR, UT_READ_DEVICE):
   3610    1.1  augustss 		DPRINTFN(2,("uhci_root_ctrl_control wValue=0x%04x\n", value));
   3611  1.195  christos 		if (len == 0)
   3612  1.195  christos 			break;
   3613    1.1  augustss 		switch(value >> 8) {
   3614    1.1  augustss 		case UDESC_DEVICE:
   3615    1.1  augustss 			if ((value & 0xff) != 0) {
   3616   1.63  augustss 				err = USBD_IOERROR;
   3617    1.1  augustss 				goto ret;
   3618    1.1  augustss 			}
   3619    1.1  augustss 			totlen = l = min(len, USB_DEVICE_DESCRIPTOR_SIZE);
   3620   1.27  augustss 			USETW(uhci_devd.idVendor, sc->sc_id_vendor);
   3621    1.1  augustss 			memcpy(buf, &uhci_devd, l);
   3622    1.1  augustss 			break;
   3623    1.1  augustss 		case UDESC_CONFIG:
   3624    1.1  augustss 			if ((value & 0xff) != 0) {
   3625   1.63  augustss 				err = USBD_IOERROR;
   3626    1.1  augustss 				goto ret;
   3627    1.1  augustss 			}
   3628    1.1  augustss 			totlen = l = min(len, USB_CONFIG_DESCRIPTOR_SIZE);
   3629    1.1  augustss 			memcpy(buf, &uhci_confd, l);
   3630    1.1  augustss 			buf = (char *)buf + l;
   3631    1.1  augustss 			len -= l;
   3632    1.1  augustss 			l = min(len, USB_INTERFACE_DESCRIPTOR_SIZE);
   3633    1.1  augustss 			totlen += l;
   3634    1.1  augustss 			memcpy(buf, &uhci_ifcd, l);
   3635    1.1  augustss 			buf = (char *)buf + l;
   3636    1.1  augustss 			len -= l;
   3637    1.1  augustss 			l = min(len, USB_ENDPOINT_DESCRIPTOR_SIZE);
   3638    1.1  augustss 			totlen += l;
   3639    1.1  augustss 			memcpy(buf, &uhci_endpd, l);
   3640    1.1  augustss 			break;
   3641    1.1  augustss 		case UDESC_STRING:
   3642  1.213  drochner #define sd ((usb_string_descriptor_t *)buf)
   3643    1.1  augustss 			switch (value & 0xff) {
   3644  1.182  augustss 			case 0: /* Language table */
   3645  1.213  drochner 				totlen = usb_makelangtbl(sd, len);
   3646  1.182  augustss 				break;
   3647    1.1  augustss 			case 1: /* Vendor */
   3648  1.213  drochner 				totlen = usb_makestrdesc(sd, len,
   3649  1.213  drochner 							 sc->sc_vendor);
   3650    1.1  augustss 				break;
   3651    1.1  augustss 			case 2: /* Product */
   3652  1.213  drochner 				totlen = usb_makestrdesc(sd, len,
   3653  1.213  drochner 							 "UHCI root hub");
   3654    1.1  augustss 				break;
   3655    1.1  augustss 			}
   3656  1.213  drochner #undef sd
   3657    1.1  augustss 			break;
   3658    1.1  augustss 		default:
   3659   1.63  augustss 			err = USBD_IOERROR;
   3660    1.1  augustss 			goto ret;
   3661    1.1  augustss 		}
   3662    1.1  augustss 		break;
   3663    1.1  augustss 	case C(UR_GET_INTERFACE, UT_READ_INTERFACE):
   3664    1.1  augustss 		if (len > 0) {
   3665    1.1  augustss 			*(u_int8_t *)buf = 0;
   3666    1.1  augustss 			totlen = 1;
   3667    1.1  augustss 		}
   3668    1.1  augustss 		break;
   3669    1.1  augustss 	case C(UR_GET_STATUS, UT_READ_DEVICE):
   3670    1.1  augustss 		if (len > 1) {
   3671    1.1  augustss 			USETW(((usb_status_t *)buf)->wStatus,UDS_SELF_POWERED);
   3672    1.1  augustss 			totlen = 2;
   3673    1.1  augustss 		}
   3674    1.1  augustss 		break;
   3675    1.1  augustss 	case C(UR_GET_STATUS, UT_READ_INTERFACE):
   3676    1.1  augustss 	case C(UR_GET_STATUS, UT_READ_ENDPOINT):
   3677    1.1  augustss 		if (len > 1) {
   3678    1.1  augustss 			USETW(((usb_status_t *)buf)->wStatus, 0);
   3679    1.1  augustss 			totlen = 2;
   3680    1.1  augustss 		}
   3681    1.1  augustss 		break;
   3682    1.1  augustss 	case C(UR_SET_ADDRESS, UT_WRITE_DEVICE):
   3683    1.1  augustss 		if (value >= USB_MAX_DEVICES) {
   3684   1.63  augustss 			err = USBD_IOERROR;
   3685    1.1  augustss 			goto ret;
   3686    1.1  augustss 		}
   3687    1.1  augustss 		sc->sc_addr = value;
   3688    1.1  augustss 		break;
   3689    1.1  augustss 	case C(UR_SET_CONFIG, UT_WRITE_DEVICE):
   3690    1.1  augustss 		if (value != 0 && value != 1) {
   3691   1.63  augustss 			err = USBD_IOERROR;
   3692    1.1  augustss 			goto ret;
   3693    1.1  augustss 		}
   3694    1.1  augustss 		sc->sc_conf = value;
   3695    1.1  augustss 		break;
   3696    1.1  augustss 	case C(UR_SET_DESCRIPTOR, UT_WRITE_DEVICE):
   3697    1.1  augustss 		break;
   3698    1.1  augustss 	case C(UR_SET_FEATURE, UT_WRITE_DEVICE):
   3699    1.1  augustss 	case C(UR_SET_FEATURE, UT_WRITE_INTERFACE):
   3700    1.1  augustss 	case C(UR_SET_FEATURE, UT_WRITE_ENDPOINT):
   3701   1.63  augustss 		err = USBD_IOERROR;
   3702    1.1  augustss 		goto ret;
   3703    1.1  augustss 	case C(UR_SET_INTERFACE, UT_WRITE_INTERFACE):
   3704    1.1  augustss 		break;
   3705    1.1  augustss 	case C(UR_SYNCH_FRAME, UT_WRITE_ENDPOINT):
   3706    1.1  augustss 		break;
   3707    1.1  augustss 	/* Hub requests */
   3708    1.1  augustss 	case C(UR_CLEAR_FEATURE, UT_WRITE_CLASS_DEVICE):
   3709    1.1  augustss 		break;
   3710    1.1  augustss 	case C(UR_CLEAR_FEATURE, UT_WRITE_CLASS_OTHER):
   3711   1.12  augustss 		DPRINTFN(3, ("uhci_root_ctrl_control: UR_CLEAR_PORT_FEATURE "
   3712   1.12  augustss 			     "port=%d feature=%d\n",
   3713    1.1  augustss 			     index, value));
   3714    1.1  augustss 		if (index == 1)
   3715    1.1  augustss 			port = UHCI_PORTSC1;
   3716    1.1  augustss 		else if (index == 2)
   3717    1.1  augustss 			port = UHCI_PORTSC2;
   3718    1.1  augustss 		else {
   3719   1.63  augustss 			err = USBD_IOERROR;
   3720    1.1  augustss 			goto ret;
   3721    1.1  augustss 		}
   3722    1.1  augustss 		switch(value) {
   3723    1.1  augustss 		case UHF_PORT_ENABLE:
   3724  1.137  augustss 			x = URWMASK(UREAD2(sc, port));
   3725    1.1  augustss 			UWRITE2(sc, port, x & ~UHCI_PORTSC_PE);
   3726    1.1  augustss 			break;
   3727    1.1  augustss 		case UHF_PORT_SUSPEND:
   3728  1.137  augustss 			x = URWMASK(UREAD2(sc, port));
   3729  1.222  drochner 			if (!(x & UHCI_PORTSC_SUSP)) /* not suspended */
   3730  1.222  drochner 				break;
   3731  1.222  drochner 			UWRITE2(sc, port, x | UHCI_PORTSC_RD);
   3732  1.222  drochner 			/* see USB2 spec ch. 7.1.7.7 */
   3733  1.222  drochner 			usb_delay_ms(&sc->sc_bus, 20);
   3734    1.1  augustss 			UWRITE2(sc, port, x & ~UHCI_PORTSC_SUSP);
   3735  1.222  drochner 			/* 10ms resume delay must be provided by caller */
   3736    1.1  augustss 			break;
   3737    1.1  augustss 		case UHF_PORT_RESET:
   3738  1.137  augustss 			x = URWMASK(UREAD2(sc, port));
   3739    1.1  augustss 			UWRITE2(sc, port, x & ~UHCI_PORTSC_PR);
   3740    1.1  augustss 			break;
   3741    1.1  augustss 		case UHF_C_PORT_CONNECTION:
   3742  1.137  augustss 			x = URWMASK(UREAD2(sc, port));
   3743    1.1  augustss 			UWRITE2(sc, port, x | UHCI_PORTSC_CSC);
   3744    1.1  augustss 			break;
   3745    1.1  augustss 		case UHF_C_PORT_ENABLE:
   3746  1.137  augustss 			x = URWMASK(UREAD2(sc, port));
   3747    1.1  augustss 			UWRITE2(sc, port, x | UHCI_PORTSC_POEDC);
   3748    1.1  augustss 			break;
   3749    1.1  augustss 		case UHF_C_PORT_OVER_CURRENT:
   3750  1.137  augustss 			x = URWMASK(UREAD2(sc, port));
   3751    1.1  augustss 			UWRITE2(sc, port, x | UHCI_PORTSC_OCIC);
   3752    1.1  augustss 			break;
   3753    1.1  augustss 		case UHF_C_PORT_RESET:
   3754    1.1  augustss 			sc->sc_isreset = 0;
   3755   1.63  augustss 			err = USBD_NORMAL_COMPLETION;
   3756    1.1  augustss 			goto ret;
   3757    1.1  augustss 		case UHF_PORT_CONNECTION:
   3758    1.1  augustss 		case UHF_PORT_OVER_CURRENT:
   3759    1.1  augustss 		case UHF_PORT_POWER:
   3760    1.1  augustss 		case UHF_PORT_LOW_SPEED:
   3761    1.1  augustss 		case UHF_C_PORT_SUSPEND:
   3762    1.1  augustss 		default:
   3763   1.63  augustss 			err = USBD_IOERROR;
   3764    1.1  augustss 			goto ret;
   3765    1.1  augustss 		}
   3766    1.1  augustss 		break;
   3767    1.1  augustss 	case C(UR_GET_BUS_STATE, UT_READ_CLASS_OTHER):
   3768    1.1  augustss 		if (index == 1)
   3769    1.1  augustss 			port = UHCI_PORTSC1;
   3770    1.1  augustss 		else if (index == 2)
   3771    1.1  augustss 			port = UHCI_PORTSC2;
   3772    1.1  augustss 		else {
   3773   1.63  augustss 			err = USBD_IOERROR;
   3774    1.1  augustss 			goto ret;
   3775    1.1  augustss 		}
   3776    1.1  augustss 		if (len > 0) {
   3777  1.152  augustss 			*(u_int8_t *)buf =
   3778    1.1  augustss 				(UREAD2(sc, port) & UHCI_PORTSC_LS) >>
   3779    1.1  augustss 				UHCI_PORTSC_LS_SHIFT;
   3780    1.1  augustss 			totlen = 1;
   3781    1.1  augustss 		}
   3782    1.1  augustss 		break;
   3783    1.1  augustss 	case C(UR_GET_DESCRIPTOR, UT_READ_CLASS_DEVICE):
   3784  1.195  christos 		if (len == 0)
   3785  1.195  christos 			break;
   3786  1.177    toshii 		if ((value & 0xff) != 0) {
   3787   1.63  augustss 			err = USBD_IOERROR;
   3788    1.1  augustss 			goto ret;
   3789    1.1  augustss 		}
   3790    1.1  augustss 		l = min(len, USB_HUB_DESCRIPTOR_SIZE);
   3791    1.1  augustss 		totlen = l;
   3792    1.1  augustss 		memcpy(buf, &uhci_hubd_piix, l);
   3793    1.1  augustss 		break;
   3794    1.1  augustss 	case C(UR_GET_STATUS, UT_READ_CLASS_DEVICE):
   3795    1.1  augustss 		if (len != 4) {
   3796   1.63  augustss 			err = USBD_IOERROR;
   3797    1.1  augustss 			goto ret;
   3798    1.1  augustss 		}
   3799    1.1  augustss 		memset(buf, 0, len);
   3800    1.1  augustss 		totlen = len;
   3801    1.1  augustss 		break;
   3802    1.1  augustss 	case C(UR_GET_STATUS, UT_READ_CLASS_OTHER):
   3803    1.1  augustss 		if (index == 1)
   3804    1.1  augustss 			port = UHCI_PORTSC1;
   3805    1.1  augustss 		else if (index == 2)
   3806    1.1  augustss 			port = UHCI_PORTSC2;
   3807    1.1  augustss 		else {
   3808   1.63  augustss 			err = USBD_IOERROR;
   3809    1.1  augustss 			goto ret;
   3810    1.1  augustss 		}
   3811    1.1  augustss 		if (len != 4) {
   3812   1.63  augustss 			err = USBD_IOERROR;
   3813    1.1  augustss 			goto ret;
   3814    1.1  augustss 		}
   3815    1.1  augustss 		x = UREAD2(sc, port);
   3816    1.1  augustss 		status = change = 0;
   3817  1.142  augustss 		if (x & UHCI_PORTSC_CCS)
   3818    1.1  augustss 			status |= UPS_CURRENT_CONNECT_STATUS;
   3819  1.152  augustss 		if (x & UHCI_PORTSC_CSC)
   3820    1.1  augustss 			change |= UPS_C_CONNECT_STATUS;
   3821  1.152  augustss 		if (x & UHCI_PORTSC_PE)
   3822    1.1  augustss 			status |= UPS_PORT_ENABLED;
   3823  1.152  augustss 		if (x & UHCI_PORTSC_POEDC)
   3824    1.1  augustss 			change |= UPS_C_PORT_ENABLED;
   3825  1.152  augustss 		if (x & UHCI_PORTSC_OCI)
   3826    1.1  augustss 			status |= UPS_OVERCURRENT_INDICATOR;
   3827  1.152  augustss 		if (x & UHCI_PORTSC_OCIC)
   3828    1.1  augustss 			change |= UPS_C_OVERCURRENT_INDICATOR;
   3829  1.152  augustss 		if (x & UHCI_PORTSC_SUSP)
   3830    1.1  augustss 			status |= UPS_SUSPEND;
   3831  1.152  augustss 		if (x & UHCI_PORTSC_LSDA)
   3832    1.1  augustss 			status |= UPS_LOW_SPEED;
   3833    1.1  augustss 		status |= UPS_PORT_POWER;
   3834    1.1  augustss 		if (sc->sc_isreset)
   3835    1.1  augustss 			change |= UPS_C_PORT_RESET;
   3836    1.1  augustss 		USETW(ps.wPortStatus, status);
   3837    1.1  augustss 		USETW(ps.wPortChange, change);
   3838    1.1  augustss 		l = min(len, sizeof ps);
   3839    1.1  augustss 		memcpy(buf, &ps, l);
   3840    1.1  augustss 		totlen = l;
   3841    1.1  augustss 		break;
   3842    1.1  augustss 	case C(UR_SET_DESCRIPTOR, UT_WRITE_CLASS_DEVICE):
   3843   1.63  augustss 		err = USBD_IOERROR;
   3844    1.1  augustss 		goto ret;
   3845    1.1  augustss 	case C(UR_SET_FEATURE, UT_WRITE_CLASS_DEVICE):
   3846    1.1  augustss 		break;
   3847    1.1  augustss 	case C(UR_SET_FEATURE, UT_WRITE_CLASS_OTHER):
   3848    1.1  augustss 		if (index == 1)
   3849    1.1  augustss 			port = UHCI_PORTSC1;
   3850    1.1  augustss 		else if (index == 2)
   3851    1.1  augustss 			port = UHCI_PORTSC2;
   3852    1.1  augustss 		else {
   3853   1.63  augustss 			err = USBD_IOERROR;
   3854    1.1  augustss 			goto ret;
   3855    1.1  augustss 		}
   3856    1.1  augustss 		switch(value) {
   3857    1.1  augustss 		case UHF_PORT_ENABLE:
   3858  1.137  augustss 			x = URWMASK(UREAD2(sc, port));
   3859    1.1  augustss 			UWRITE2(sc, port, x | UHCI_PORTSC_PE);
   3860    1.1  augustss 			break;
   3861    1.1  augustss 		case UHF_PORT_SUSPEND:
   3862  1.137  augustss 			x = URWMASK(UREAD2(sc, port));
   3863    1.1  augustss 			UWRITE2(sc, port, x | UHCI_PORTSC_SUSP);
   3864    1.1  augustss 			break;
   3865    1.1  augustss 		case UHF_PORT_RESET:
   3866  1.166   dsainty 			err = uhci_portreset(sc, index);
   3867  1.166   dsainty 			goto ret;
   3868  1.111  augustss 		case UHF_PORT_POWER:
   3869  1.111  augustss 			/* Pretend we turned on power */
   3870  1.115   mycroft 			err = USBD_NORMAL_COMPLETION;
   3871  1.111  augustss 			goto ret;
   3872    1.1  augustss 		case UHF_C_PORT_CONNECTION:
   3873    1.1  augustss 		case UHF_C_PORT_ENABLE:
   3874    1.1  augustss 		case UHF_C_PORT_OVER_CURRENT:
   3875    1.1  augustss 		case UHF_PORT_CONNECTION:
   3876    1.1  augustss 		case UHF_PORT_OVER_CURRENT:
   3877    1.1  augustss 		case UHF_PORT_LOW_SPEED:
   3878    1.1  augustss 		case UHF_C_PORT_SUSPEND:
   3879    1.1  augustss 		case UHF_C_PORT_RESET:
   3880    1.1  augustss 		default:
   3881   1.63  augustss 			err = USBD_IOERROR;
   3882    1.1  augustss 			goto ret;
   3883    1.1  augustss 		}
   3884    1.1  augustss 		break;
   3885    1.1  augustss 	default:
   3886   1.63  augustss 		err = USBD_IOERROR;
   3887    1.1  augustss 		goto ret;
   3888    1.1  augustss 	}
   3889   1.63  augustss 	xfer->actlen = totlen;
   3890   1.63  augustss 	err = USBD_NORMAL_COMPLETION;
   3891    1.1  augustss  ret:
   3892   1.63  augustss 	xfer->status = err;
   3893  1.248       mrg 	mutex_enter(&sc->sc_lock);
   3894   1.63  augustss 	usb_transfer_complete(xfer);
   3895  1.248       mrg 	mutex_exit(&sc->sc_lock);
   3896    1.1  augustss 	return (USBD_IN_PROGRESS);
   3897    1.1  augustss }
   3898    1.1  augustss 
   3899    1.1  augustss /* Abort a root control request. */
   3900    1.1  augustss void
   3901  1.205  christos uhci_root_ctrl_abort(usbd_xfer_handle xfer)
   3902    1.1  augustss {
   3903   1.70  augustss 	/* Nothing to do, all transfers are synchronous. */
   3904    1.1  augustss }
   3905    1.1  augustss 
   3906    1.1  augustss /* Close the root pipe. */
   3907    1.1  augustss void
   3908  1.205  christos uhci_root_ctrl_close(usbd_pipe_handle pipe)
   3909    1.1  augustss {
   3910    1.1  augustss 	DPRINTF(("uhci_root_ctrl_close\n"));
   3911    1.1  augustss }
   3912    1.1  augustss 
   3913    1.1  augustss /* Abort a root interrupt request. */
   3914    1.1  augustss void
   3915  1.119  augustss uhci_root_intr_abort(usbd_xfer_handle xfer)
   3916    1.1  augustss {
   3917  1.216  drochner 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   3918   1.30  augustss 
   3919  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   3920  1.248       mrg 
   3921  1.234    dyoung 	callout_stop(&sc->sc_poll_handle);
   3922   1.96  augustss 	sc->sc_intr_xfer = NULL;
   3923   1.58  augustss 
   3924   1.63  augustss 	if (xfer->pipe->intrxfer == xfer) {
   3925   1.58  augustss 		DPRINTF(("uhci_root_intr_abort: remove\n"));
   3926   1.63  augustss 		xfer->pipe->intrxfer = 0;
   3927   1.58  augustss 	}
   3928   1.63  augustss 	xfer->status = USBD_CANCELLED;
   3929   1.96  augustss #ifdef DIAGNOSTIC
   3930   1.96  augustss 	UXFER(xfer)->iinfo.isdone = 1;
   3931   1.96  augustss #endif
   3932   1.63  augustss 	usb_transfer_complete(xfer);
   3933    1.1  augustss }
   3934    1.1  augustss 
   3935   1.16  augustss usbd_status
   3936  1.119  augustss uhci_root_intr_transfer(usbd_xfer_handle xfer)
   3937   1.16  augustss {
   3938  1.248       mrg 	uhci_softc_t *sc = xfer->pipe->device->bus->hci_private;
   3939   1.63  augustss 	usbd_status err;
   3940   1.16  augustss 
   3941   1.52  augustss 	/* Insert last in queue. */
   3942  1.248       mrg 	mutex_enter(&sc->sc_lock);
   3943   1.63  augustss 	err = usb_insert_transfer(xfer);
   3944  1.248       mrg 	mutex_exit(&sc->sc_lock);
   3945   1.63  augustss 	if (err)
   3946   1.63  augustss 		return (err);
   3947   1.52  augustss 
   3948  1.186     skrll 	/*
   3949  1.186     skrll 	 * Pipe isn't running (otherwise err would be USBD_INPROG),
   3950   1.67  augustss 	 * start first
   3951   1.67  augustss 	 */
   3952   1.63  augustss 	return (uhci_root_intr_start(SIMPLEQ_FIRST(&xfer->pipe->queue)));
   3953   1.16  augustss }
   3954   1.16  augustss 
   3955    1.1  augustss /* Start a transfer on the root interrupt pipe */
   3956    1.1  augustss usbd_status
   3957  1.119  augustss uhci_root_intr_start(usbd_xfer_handle xfer)
   3958    1.1  augustss {
   3959   1.63  augustss 	usbd_pipe_handle pipe = xfer->pipe;
   3960  1.216  drochner 	uhci_softc_t *sc = pipe->device->bus->hci_private;
   3961  1.174  drochner 	unsigned int ival;
   3962    1.1  augustss 
   3963  1.173      gson 	DPRINTFN(3, ("uhci_root_intr_start: xfer=%p len=%d flags=%d\n",
   3964   1.63  augustss 		     xfer, xfer->length, xfer->flags));
   3965   1.82  augustss 
   3966   1.82  augustss 	if (sc->sc_dying)
   3967   1.82  augustss 		return (USBD_IOERROR);
   3968    1.1  augustss 
   3969  1.174  drochner 	/* XXX temporary variable needed to avoid gcc3 warning */
   3970  1.174  drochner 	ival = xfer->pipe->endpoint->edesc->bInterval;
   3971  1.174  drochner 	sc->sc_ival = mstohz(ival);
   3972  1.234    dyoung 	callout_reset(&sc->sc_poll_handle, sc->sc_ival, uhci_poll_hub, xfer);
   3973   1.96  augustss 	sc->sc_intr_xfer = xfer;
   3974    1.1  augustss 	return (USBD_IN_PROGRESS);
   3975    1.1  augustss }
   3976    1.1  augustss 
   3977    1.1  augustss /* Close the root interrupt pipe. */
   3978    1.1  augustss void
   3979  1.119  augustss uhci_root_intr_close(usbd_pipe_handle pipe)
   3980    1.1  augustss {
   3981  1.216  drochner 	uhci_softc_t *sc = pipe->device->bus->hci_private;
   3982   1.30  augustss 
   3983  1.248       mrg 	KASSERT(mutex_owned(&sc->sc_lock));
   3984  1.248       mrg 
   3985  1.234    dyoung 	callout_stop(&sc->sc_poll_handle);
   3986   1.96  augustss 	sc->sc_intr_xfer = NULL;
   3987    1.1  augustss 	DPRINTF(("uhci_root_intr_close\n"));
   3988    1.1  augustss }
   3989