via_dmablit.h revision 1.1.1.2
1 /* $NetBSD: via_dmablit.h,v 1.1.1.2 2018/08/27 01:34:59 riastradh Exp $ */ 2 3 /* via_dmablit.h -- PCI DMA BitBlt support for the VIA Unichrome/Pro 4 * 5 * Copyright 2005 Thomas Hellstrom. 6 * All Rights Reserved. 7 * 8 * Permission is hereby granted, free of charge, to any person obtaining a 9 * copy of this software and associated documentation files (the "Software"), 10 * to deal in the Software without restriction, including without limitation 11 * the rights to use, copy, modify, merge, publish, distribute, sub license, 12 * and/or sell copies of the Software, and to permit persons to whom the 13 * Software is furnished to do so, subject to the following conditions: 14 * 15 * The above copyright notice and this permission notice (including the 16 * next paragraph) shall be included in all copies or substantial portions 17 * of the Software. 18 * 19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 20 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 21 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL 22 * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, 23 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR 24 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE 25 * USE OR OTHER DEALINGS IN THE SOFTWARE. 26 * 27 * Authors: 28 * Thomas Hellstrom. 29 * Register info from Digeo Inc. 30 */ 31 32 #ifndef _VIA_DMABLIT_H 33 #define _VIA_DMABLIT_H 34 35 #include <linux/dma-mapping.h> 36 37 #define VIA_NUM_BLIT_ENGINES 2 38 #define VIA_NUM_BLIT_SLOTS 8 39 40 struct _drm_via_descriptor; 41 42 typedef struct _drm_via_sg_info { 43 struct page **pages; 44 unsigned long num_pages; 45 struct _drm_via_descriptor **desc_pages; 46 int num_desc_pages; 47 int num_desc; 48 enum dma_data_direction direction; 49 unsigned char *bounce_buffer; 50 dma_addr_t chain_start; 51 uint32_t free_on_sequence; 52 unsigned int descriptors_per_page; 53 int aborted; 54 enum { 55 dr_via_device_mapped, 56 dr_via_desc_pages_alloc, 57 dr_via_pages_locked, 58 dr_via_pages_alloc, 59 dr_via_sg_init 60 } state; 61 } drm_via_sg_info_t; 62 63 typedef struct _drm_via_blitq { 64 struct drm_device *dev; 65 uint32_t cur_blit_handle; 66 uint32_t done_blit_handle; 67 unsigned serviced; 68 unsigned head; 69 unsigned cur; 70 unsigned num_free; 71 unsigned num_outstanding; 72 unsigned long end; 73 int aborting; 74 int is_active; 75 drm_via_sg_info_t *blits[VIA_NUM_BLIT_SLOTS]; 76 spinlock_t blit_lock; 77 wait_queue_head_t blit_queue[VIA_NUM_BLIT_SLOTS]; 78 wait_queue_head_t busy_queue; 79 struct work_struct wq; 80 struct timer_list poll_timer; 81 } drm_via_blitq_t; 82 83 84 /* 85 * PCI DMA Registers 86 * Channels 2 & 3 don't seem to be implemented in hardware. 87 */ 88 89 #define VIA_PCI_DMA_MAR0 0xE40 /* Memory Address Register of Channel 0 */ 90 #define VIA_PCI_DMA_DAR0 0xE44 /* Device Address Register of Channel 0 */ 91 #define VIA_PCI_DMA_BCR0 0xE48 /* Byte Count Register of Channel 0 */ 92 #define VIA_PCI_DMA_DPR0 0xE4C /* Descriptor Pointer Register of Channel 0 */ 93 94 #define VIA_PCI_DMA_MAR1 0xE50 /* Memory Address Register of Channel 1 */ 95 #define VIA_PCI_DMA_DAR1 0xE54 /* Device Address Register of Channel 1 */ 96 #define VIA_PCI_DMA_BCR1 0xE58 /* Byte Count Register of Channel 1 */ 97 #define VIA_PCI_DMA_DPR1 0xE5C /* Descriptor Pointer Register of Channel 1 */ 98 99 #define VIA_PCI_DMA_MAR2 0xE60 /* Memory Address Register of Channel 2 */ 100 #define VIA_PCI_DMA_DAR2 0xE64 /* Device Address Register of Channel 2 */ 101 #define VIA_PCI_DMA_BCR2 0xE68 /* Byte Count Register of Channel 2 */ 102 #define VIA_PCI_DMA_DPR2 0xE6C /* Descriptor Pointer Register of Channel 2 */ 103 104 #define VIA_PCI_DMA_MAR3 0xE70 /* Memory Address Register of Channel 3 */ 105 #define VIA_PCI_DMA_DAR3 0xE74 /* Device Address Register of Channel 3 */ 106 #define VIA_PCI_DMA_BCR3 0xE78 /* Byte Count Register of Channel 3 */ 107 #define VIA_PCI_DMA_DPR3 0xE7C /* Descriptor Pointer Register of Channel 3 */ 108 109 #define VIA_PCI_DMA_MR0 0xE80 /* Mode Register of Channel 0 */ 110 #define VIA_PCI_DMA_MR1 0xE84 /* Mode Register of Channel 1 */ 111 #define VIA_PCI_DMA_MR2 0xE88 /* Mode Register of Channel 2 */ 112 #define VIA_PCI_DMA_MR3 0xE8C /* Mode Register of Channel 3 */ 113 114 #define VIA_PCI_DMA_CSR0 0xE90 /* Command/Status Register of Channel 0 */ 115 #define VIA_PCI_DMA_CSR1 0xE94 /* Command/Status Register of Channel 1 */ 116 #define VIA_PCI_DMA_CSR2 0xE98 /* Command/Status Register of Channel 2 */ 117 #define VIA_PCI_DMA_CSR3 0xE9C /* Command/Status Register of Channel 3 */ 118 119 #define VIA_PCI_DMA_PTR 0xEA0 /* Priority Type Register */ 120 121 /* Define for DMA engine */ 122 /* DPR */ 123 #define VIA_DMA_DPR_EC (1<<1) /* end of chain */ 124 #define VIA_DMA_DPR_DDIE (1<<2) /* descriptor done interrupt enable */ 125 #define VIA_DMA_DPR_DT (1<<3) /* direction of transfer (RO) */ 126 127 /* MR */ 128 #define VIA_DMA_MR_CM (1<<0) /* chaining mode */ 129 #define VIA_DMA_MR_TDIE (1<<1) /* transfer done interrupt enable */ 130 #define VIA_DMA_MR_HENDMACMD (1<<7) /* ? */ 131 132 /* CSR */ 133 #define VIA_DMA_CSR_DE (1<<0) /* DMA enable */ 134 #define VIA_DMA_CSR_TS (1<<1) /* transfer start */ 135 #define VIA_DMA_CSR_TA (1<<2) /* transfer abort */ 136 #define VIA_DMA_CSR_TD (1<<3) /* transfer done */ 137 #define VIA_DMA_CSR_DD (1<<4) /* descriptor done */ 138 #define VIA_DMA_DPR_EC (1<<1) /* end of chain */ 139 140 141 142 #endif 143
Indexes created Mon Oct 27 02:09:54 GMT 2025