Home | History | Annotate | Line # | Download | only in dwc2
dwc2var.h revision 1.3.12.6 
      1 /*	$NetBSD: dwc2var.h,v 1.3.12.6 2015/10/11 09:17:51 skrll Exp $	*/
      2 
      3 /*-
      4  * Copyright (c) 2013 The NetBSD Foundation, Inc.
      5  * All rights reserved.
      6  *
      7  * This code is derived from software contributed to The NetBSD Foundation
      8  * by Nick Hudson
      9  *
     10  * Redistribution and use in source and binary forms, with or without
     11  * modification, are permitted provided that the following conditions
     12  * are met:
     13  * 1. Redistributions of source code must retain the above copyright
     14  *    notice, this list of conditions and the following disclaimer.
     15  * 2. Redistributions in binary form must reproduce the above copyright
     16  *    notice, this list of conditions and the following disclaimer in the
     17  *    documentation and/or other materials provided with the distribution.
     18  *
     19  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     20  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     21  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     22  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     23  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     24  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     25  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     26  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     27  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     28  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     29  * POSSIBILITY OF SUCH DAMAGE.
     30  */
     31 
     32 #ifndef	_DWC2VAR_H_
     33 #define	_DWC2VAR_H_
     34 
     35 #include <sys/pool.h>
     36 
     37 struct dwc2_hsotg;
     38 struct dwc2_qtd;
     39 
     40 struct dwc2_xfer {
     41 	struct usbd_xfer xfer;			/* Needs to be first */
     42 	struct usb_task	abort_task;
     43 
     44 	struct dwc2_hcd_urb *urb;
     45 	int packet_count;
     46 
     47 	TAILQ_ENTRY(dwc2_xfer) xnext;		/* list of complete xfers */
     48 };
     49 
     50 struct dwc2_pipe {
     51 	struct usbd_pipe pipe;		/* Must be first */
     52 
     53 	/* Current transfer */
     54 	void *priv;			/* QH */
     55 
     56 	 /* DMA buffer for control endpoint requests */
     57 	usb_dma_t req_dma;
     58 };
     59 
     60 
     61 #define	DWC2_BUS2SC(bus)	((bus)->ub_hcpriv)
     62 #define	DWC2_PIPE2SC(pipe)	DWC2_BUS2SC((pipe)->up_dev->ud_bus)
     63 #define	DWC2_XFER2SC(xfer)	DWC2_PIPE2SC((xfer)->ux_pipe)
     64 #define	DWC2_DPIPE2SC(d)	DWC2_BUS2SC((d)->pipe.up_dev->ud_bus)
     65 
     66 #define	DWC2_XFER2DXFER(x)	(struct dwc2_xfer *)(x)
     67 
     68 #define	DWC2_XFER2DPIPE(x)	(struct dwc2_pipe *)(x)->ux_pipe;
     69 #define	DWC2_PIPE2DPIPE(p)	(struct dwc2_pipe *)(p)
     70 
     71 
     72 typedef struct dwc2_softc {
     73 	device_t sc_dev;
     74 
     75  	bus_space_tag_t		sc_iot;
     76  	bus_space_handle_t	sc_ioh;
     77  	bus_dma_tag_t		sc_dmat;
     78 	struct dwc2_core_params *sc_params;
     79 	int			(*sc_set_dma_addr)(device_t, bus_addr_t, int);
     80 
     81 	/*
     82 	 * Private
     83 	 */
     84 
     85 	struct usbd_bus sc_bus;
     86 	struct dwc2_hsotg *sc_hsotg;
     87 
     88 	kmutex_t sc_lock;
     89 
     90 	bool sc_hcdenabled;
     91 	void *sc_rhc_si;
     92 
     93 	struct usbd_xfer *sc_intrxfer;
     94 
     95 	device_t sc_child;		/* /dev/usb# device */
     96 	char sc_dying;
     97 
     98 	TAILQ_HEAD(, dwc2_xfer) sc_complete;	/* complete transfers */
     99 
    100 
    101 	pool_cache_t sc_xferpool;
    102 	pool_cache_t sc_qhpool;
    103 	pool_cache_t sc_qtdpool;
    104 
    105 } dwc2_softc_t;
    106 
    107 int		dwc2_init(struct dwc2_softc *);
    108 int		dwc2_intr(void *);
    109 int		dwc2_detach(dwc2_softc_t *, int);
    110 bool		dwc2_shutdown(device_t, int);
    111 void		dwc2_childdet(device_t, device_t);
    112 int		dwc2_activate(device_t, enum devact);
    113 bool		dwc2_resume(device_t, const pmf_qual_t *);
    114 bool		dwc2_suspend(device_t, const pmf_qual_t *);
    115 
    116 void		dwc2_worker(struct work *, void *);
    117 
    118 void		dwc2_host_complete(struct dwc2_hsotg *, struct dwc2_qtd *,
    119 				   int);
    120 
    121 static inline void
    122 dwc2_root_intr(dwc2_softc_t *sc)
    123 {
    124 
    125 	softint_schedule(sc->sc_rhc_si);
    126 }
    127 
    128 #endif	/* _DWC_OTGVAR_H_ */
    129