Home | History | Annotate | Line # | Download | only in clk 
      1  1.1  jmcneill /*	$NetBSD: lochnagar.h,v 1.1.1.1 2019/05/25 11:29:13 jmcneill Exp $	*/
      2  1.1  jmcneill 
      3  1.1  jmcneill /* SPDX-License-Identifier: GPL-2.0 */
      4  1.1  jmcneill /*
      5  1.1  jmcneill  * Device Tree defines for Lochnagar clocking
      6  1.1  jmcneill  *
      7  1.1  jmcneill  * Copyright (c) 2017-2018 Cirrus Logic, Inc. and
      8  1.1  jmcneill  *                         Cirrus Logic International Semiconductor Ltd.
      9  1.1  jmcneill  *
     10  1.1  jmcneill  * Author: Charles Keepax <ckeepax (at) opensource.cirrus.com>
     11  1.1  jmcneill  */
     12  1.1  jmcneill 
     13  1.1  jmcneill #ifndef DT_BINDINGS_CLK_LOCHNAGAR_H
     14  1.1  jmcneill #define DT_BINDINGS_CLK_LOCHNAGAR_H
     15  1.1  jmcneill 
     16  1.1  jmcneill #define LOCHNAGAR_CDC_MCLK1		0
     17  1.1  jmcneill #define LOCHNAGAR_CDC_MCLK2		1
     18  1.1  jmcneill #define LOCHNAGAR_DSP_CLKIN		2
     19  1.1  jmcneill #define LOCHNAGAR_GF_CLKOUT1		3
     20  1.1  jmcneill #define LOCHNAGAR_GF_CLKOUT2		4
     21  1.1  jmcneill #define LOCHNAGAR_PSIA1_MCLK		5
     22  1.1  jmcneill #define LOCHNAGAR_PSIA2_MCLK		6
     23  1.1  jmcneill #define LOCHNAGAR_SPDIF_MCLK		7
     24  1.1  jmcneill #define LOCHNAGAR_ADAT_MCLK		8
     25  1.1  jmcneill #define LOCHNAGAR_SOUNDCARD_MCLK	9
     26  1.1  jmcneill #define LOCHNAGAR_SPDIF_CLKOUT		10
     27  1.1  jmcneill 
     28  1.1  jmcneill #endif
     29