xref: /src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/qcom,camcc-sc7180.h

/*	$NetBSD: qcom,camcc-sc7180.h,v 1.1.1.1 2021/11/07 16:49:59 jmcneill Exp $	*/

/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2020, The Linux Foundation. All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_QCOM_CAM_CC_SC7180_H
#define _DT_BINDINGS_CLK_QCOM_CAM_CC_SC7180_H

/* CAM_CC clocks */
#define CAM_CC_PLL2_OUT_EARLY					0
#define CAM_CC_PLL0						1
#define CAM_CC_PLL1						2
#define CAM_CC_PLL2						3
#define CAM_CC_PLL2_OUT_AUX					4
#define CAM_CC_PLL3						5
#define CAM_CC_CAMNOC_AXI_CLK					6
#define CAM_CC_CCI_0_CLK					7
#define CAM_CC_CCI_0_CLK_SRC					8
#define CAM_CC_CCI_1_CLK					9
#define CAM_CC_CCI_1_CLK_SRC					10
#define CAM_CC_CORE_AHB_CLK					11
#define CAM_CC_CPAS_AHB_CLK					12
#define CAM_CC_CPHY_RX_CLK_SRC					13
#define CAM_CC_CSI0PHYTIMER_CLK					14
#define CAM_CC_CSI0PHYTIMER_CLK_SRC				15
#define CAM_CC_CSI1PHYTIMER_CLK					16
#define CAM_CC_CSI1PHYTIMER_CLK_SRC				17
#define CAM_CC_CSI2PHYTIMER_CLK					18
#define CAM_CC_CSI2PHYTIMER_CLK_SRC				19
#define CAM_CC_CSI3PHYTIMER_CLK					20
#define CAM_CC_CSI3PHYTIMER_CLK_SRC				21
#define CAM_CC_CSIPHY0_CLK					22
#define CAM_CC_CSIPHY1_CLK					23
#define CAM_CC_CSIPHY2_CLK					24
#define CAM_CC_CSIPHY3_CLK					25
#define CAM_CC_FAST_AHB_CLK_SRC					26
#define CAM_CC_ICP_APB_CLK					27
#define CAM_CC_ICP_ATB_CLK					28
#define CAM_CC_ICP_CLK						29
#define CAM_CC_ICP_CLK_SRC					30
#define CAM_CC_ICP_CTI_CLK					31
#define CAM_CC_ICP_TS_CLK					32
#define CAM_CC_IFE_0_AXI_CLK					33
#define CAM_CC_IFE_0_CLK					34
#define CAM_CC_IFE_0_CLK_SRC					35
#define CAM_CC_IFE_0_CPHY_RX_CLK				36
#define CAM_CC_IFE_0_CSID_CLK					37
#define CAM_CC_IFE_0_CSID_CLK_SRC				38
#define CAM_CC_IFE_0_DSP_CLK					39
#define CAM_CC_IFE_1_AXI_CLK					40
#define CAM_CC_IFE_1_CLK					41
#define CAM_CC_IFE_1_CLK_SRC					42
#define CAM_CC_IFE_1_CPHY_RX_CLK				43
#define CAM_CC_IFE_1_CSID_CLK					44
#define CAM_CC_IFE_1_CSID_CLK_SRC				45
#define CAM_CC_IFE_1_DSP_CLK					46
#define CAM_CC_IFE_LITE_CLK					47
#define CAM_CC_IFE_LITE_CLK_SRC					48
#define CAM_CC_IFE_LITE_CPHY_RX_CLK				49
#define CAM_CC_IFE_LITE_CSID_CLK				50
#define CAM_CC_IFE_LITE_CSID_CLK_SRC				51
#define CAM_CC_IPE_0_AHB_CLK					52
#define CAM_CC_IPE_0_AREG_CLK					53
#define CAM_CC_IPE_0_AXI_CLK					54
#define CAM_CC_IPE_0_CLK					55
#define CAM_CC_IPE_0_CLK_SRC					56
#define CAM_CC_JPEG_CLK						57
#define CAM_CC_JPEG_CLK_SRC					58
#define CAM_CC_LRME_CLK						59
#define CAM_CC_LRME_CLK_SRC					60
#define CAM_CC_MCLK0_CLK					61
#define CAM_CC_MCLK0_CLK_SRC					62
#define CAM_CC_MCLK1_CLK					63
#define CAM_CC_MCLK1_CLK_SRC					64
#define CAM_CC_MCLK2_CLK					65
#define CAM_CC_MCLK2_CLK_SRC					66
#define CAM_CC_MCLK3_CLK					67
#define CAM_CC_MCLK3_CLK_SRC					68
#define CAM_CC_MCLK4_CLK					69
#define CAM_CC_MCLK4_CLK_SRC					70
#define CAM_CC_BPS_AHB_CLK					71
#define CAM_CC_BPS_AREG_CLK					72
#define CAM_CC_BPS_AXI_CLK					73
#define CAM_CC_BPS_CLK						74
#define CAM_CC_BPS_CLK_SRC					75
#define CAM_CC_SLOW_AHB_CLK_SRC					76
#define CAM_CC_SOC_AHB_CLK					77
#define CAM_CC_SYS_TMR_CLK					78

/* CAM_CC power domains */
#define BPS_GDSC						0
#define IFE_0_GDSC						1
#define IFE_1_GDSC						2
#define IPE_0_GDSC						3
#define TITAN_TOP_GDSC						4

/* CAM_CC resets */
#define CAM_CC_BPS_BCR						0
#define CAM_CC_CAMNOC_BCR					1
#define CAM_CC_CCI_0_BCR					2
#define CAM_CC_CCI_1_BCR					3
#define CAM_CC_CPAS_BCR						4
#define CAM_CC_CSI0PHY_BCR					5
#define CAM_CC_CSI1PHY_BCR					6
#define CAM_CC_CSI2PHY_BCR					7
#define CAM_CC_CSI3PHY_BCR					8
#define CAM_CC_ICP_BCR						9
#define CAM_CC_IFE_0_BCR					10
#define CAM_CC_IFE_1_BCR					11
#define CAM_CC_IFE_LITE_BCR					12
#define CAM_CC_IPE_0_BCR					13
#define CAM_CC_JPEG_BCR						14
#define CAM_CC_LRME_BCR						15
#define CAM_CC_MCLK0_BCR					16
#define CAM_CC_MCLK1_BCR					17
#define CAM_CC_MCLK2_BCR					18
#define CAM_CC_MCLK3_BCR					19
#define CAM_CC_MCLK4_BCR					20
#define CAM_CC_TITAN_TOP_BCR					21

#endif