Home | History | Annotate | Line # | Download | only in clock
s3c2443.h revision 1.1.1.2 
      1 /*	$NetBSD: s3c2443.h,v 1.1.1.2 2017/11/30 19:40:51 jmcneill Exp $	*/
      2 
      3 /*
      4  * Copyright (c) 2013 Heiko Stuebner <heiko (at) sntech.de>
      5  *
      6  * This program is free software; you can redistribute it and/or modify
      7  * it under the terms of the GNU General Public License version 2 as
      8  * published by the Free Software Foundation.
      9  *
     10  * Device Tree binding constants clock controllers of Samsung S3C2443 and later.
     11  */
     12 
     13 #ifndef _DT_BINDINGS_CLOCK_SAMSUNG_S3C2443_CLOCK_H
     14 #define _DT_BINDINGS_CLOCK_SAMSUNG_S3C2443_CLOCK_H
     15 
     16 /*
     17  * Let each exported clock get a unique index, which is used on DT-enabled
     18  * platforms to lookup the clock from a clock specifier. These indices are
     19  * therefore considered an ABI and so must not be changed. This implies
     20  * that new clocks should be added either in free spaces between clock groups
     21  * or at the end.
     22  */
     23 
     24 /* Core clocks. */
     25 #define MSYSCLK			1
     26 #define ESYSCLK			2
     27 #define ARMDIV			3
     28 #define ARMCLK			4
     29 #define HCLK			5
     30 #define PCLK			6
     31 #define MPLL			7
     32 #define EPLL			8
     33 
     34 /* Special clocks */
     35 #define SCLK_HSSPI0		16
     36 #define SCLK_FIMD		17
     37 #define SCLK_I2S0		18
     38 #define SCLK_I2S1		19
     39 #define SCLK_HSMMC1		20
     40 #define SCLK_HSMMC_EXT		21
     41 #define SCLK_CAM		22
     42 #define SCLK_UART		23
     43 #define SCLK_USBH		24
     44 
     45 /* Muxes */
     46 #define MUX_HSSPI0		32
     47 #define MUX_HSSPI1		33
     48 #define MUX_HSMMC0		34
     49 #define MUX_HSMMC1		35
     50 
     51 /* hclk-gates */
     52 #define HCLK_DMA0		48
     53 #define HCLK_DMA1		49
     54 #define HCLK_DMA2		50
     55 #define HCLK_DMA3		51
     56 #define HCLK_DMA4		52
     57 #define HCLK_DMA5		53
     58 #define HCLK_DMA6		54
     59 #define HCLK_DMA7		55
     60 #define HCLK_CAM		56
     61 #define HCLK_LCD		57
     62 #define HCLK_USBH		58
     63 #define HCLK_USBD		59
     64 #define HCLK_IROM		60
     65 #define HCLK_HSMMC0		61
     66 #define HCLK_HSMMC1		62
     67 #define HCLK_CFC		63
     68 #define HCLK_SSMC		64
     69 #define HCLK_DRAM		65
     70 #define HCLK_2D			66
     71 
     72 /* pclk-gates */
     73 #define PCLK_UART0		72
     74 #define PCLK_UART1		73
     75 #define PCLK_UART2		74
     76 #define PCLK_UART3		75
     77 #define PCLK_I2C0		76
     78 #define PCLK_SDI		77
     79 #define PCLK_SPI0		78
     80 #define PCLK_ADC		79
     81 #define PCLK_AC97		80
     82 #define PCLK_I2S0		81
     83 #define PCLK_PWM		82
     84 #define PCLK_WDT		83
     85 #define PCLK_RTC		84
     86 #define PCLK_GPIO		85
     87 #define PCLK_SPI1		86
     88 #define PCLK_CHIPID		87
     89 #define PCLK_I2C1		88
     90 #define PCLK_I2S1		89
     91 #define PCLK_PCM		90
     92 
     93 /* Total number of clocks. */
     94 #define NR_CLKS			(PCLK_PCM + 1)
     95 
     96 #endif /* _DT_BINDINGS_CLOCK_SAMSUNG_S3C2443_CLOCK_H */
     97