Home | History | Annotate | Line # | Download | only in clock
      1      1.1  jmcneill /*	$NetBSD: sun6i-a31-ccu.h,v 1.1.1.3 2021/11/07 16:49:57 jmcneill Exp $	*/
      2      1.1  jmcneill 
      3      1.1  jmcneill /*
      4      1.1  jmcneill  * Copyright (C) 2016 Chen-Yu Tsai <wens (at) csie.org>
      5      1.1  jmcneill  *
      6      1.1  jmcneill  * This file is dual-licensed: you can use it either under the terms
      7      1.1  jmcneill  * of the GPL or the X11 license, at your option. Note that this dual
      8      1.1  jmcneill  * licensing only applies to this file, and not this project as a
      9      1.1  jmcneill  * whole.
     10      1.1  jmcneill  *
     11      1.1  jmcneill  *  a) This file is free software; you can redistribute it and/or
     12      1.1  jmcneill  *     modify it under the terms of the GNU General Public License as
     13      1.1  jmcneill  *     published by the Free Software Foundation; either version 2 of the
     14      1.1  jmcneill  *     License, or (at your option) any later version.
     15      1.1  jmcneill  *
     16      1.1  jmcneill  *     This file is distributed in the hope that it will be useful,
     17      1.1  jmcneill  *     but WITHOUT ANY WARRANTY; without even the implied warranty of
     18      1.1  jmcneill  *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
     19      1.1  jmcneill  *     GNU General Public License for more details.
     20      1.1  jmcneill  *
     21      1.1  jmcneill  * Or, alternatively,
     22      1.1  jmcneill  *
     23      1.1  jmcneill  *  b) Permission is hereby granted, free of charge, to any person
     24      1.1  jmcneill  *     obtaining a copy of this software and associated documentation
     25      1.1  jmcneill  *     files (the "Software"), to deal in the Software without
     26      1.1  jmcneill  *     restriction, including without limitation the rights to use,
     27      1.1  jmcneill  *     copy, modify, merge, publish, distribute, sublicense, and/or
     28      1.1  jmcneill  *     sell copies of the Software, and to permit persons to whom the
     29      1.1  jmcneill  *     Software is furnished to do so, subject to the following
     30      1.1  jmcneill  *     conditions:
     31      1.1  jmcneill  *
     32      1.1  jmcneill  *     The above copyright notice and this permission notice shall be
     33      1.1  jmcneill  *     included in all copies or substantial portions of the Software.
     34      1.1  jmcneill  *
     35      1.1  jmcneill  *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
     36      1.1  jmcneill  *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
     37      1.1  jmcneill  *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
     38      1.1  jmcneill  *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
     39      1.1  jmcneill  *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
     40      1.1  jmcneill  *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
     41      1.1  jmcneill  *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
     42      1.1  jmcneill  *     OTHER DEALINGS IN THE SOFTWARE.
     43      1.1  jmcneill  */
     44      1.1  jmcneill 
     45      1.1  jmcneill #ifndef _DT_BINDINGS_CLK_SUN6I_A31_H_
     46      1.1  jmcneill #define _DT_BINDINGS_CLK_SUN6I_A31_H_
     47      1.1  jmcneill 
     48  1.1.1.2  jmcneill #define CLK_PLL_VIDEO0_2X	7
     49  1.1.1.2  jmcneill 
     50      1.1  jmcneill #define CLK_PLL_PERIPH		10
     51      1.1  jmcneill 
     52  1.1.1.2  jmcneill #define CLK_PLL_VIDEO1_2X	13
     53  1.1.1.2  jmcneill 
     54  1.1.1.3  jmcneill #define CLK_PLL_MIPI		15
     55  1.1.1.3  jmcneill 
     56      1.1  jmcneill #define CLK_CPU			18
     57      1.1  jmcneill 
     58      1.1  jmcneill #define CLK_AHB1_MIPIDSI	23
     59      1.1  jmcneill #define CLK_AHB1_SS		24
     60      1.1  jmcneill #define CLK_AHB1_DMA		25
     61      1.1  jmcneill #define CLK_AHB1_MMC0		26
     62      1.1  jmcneill #define CLK_AHB1_MMC1		27
     63      1.1  jmcneill #define CLK_AHB1_MMC2		28
     64      1.1  jmcneill #define CLK_AHB1_MMC3		29
     65      1.1  jmcneill #define CLK_AHB1_NAND1		30
     66      1.1  jmcneill #define CLK_AHB1_NAND0		31
     67      1.1  jmcneill #define CLK_AHB1_SDRAM		32
     68      1.1  jmcneill #define CLK_AHB1_EMAC		33
     69      1.1  jmcneill #define CLK_AHB1_TS		34
     70      1.1  jmcneill #define CLK_AHB1_HSTIMER	35
     71      1.1  jmcneill #define CLK_AHB1_SPI0		36
     72      1.1  jmcneill #define CLK_AHB1_SPI1		37
     73      1.1  jmcneill #define CLK_AHB1_SPI2		38
     74      1.1  jmcneill #define CLK_AHB1_SPI3		39
     75      1.1  jmcneill #define CLK_AHB1_OTG		40
     76      1.1  jmcneill #define CLK_AHB1_EHCI0		41
     77      1.1  jmcneill #define CLK_AHB1_EHCI1		42
     78      1.1  jmcneill #define CLK_AHB1_OHCI0		43
     79      1.1  jmcneill #define CLK_AHB1_OHCI1		44
     80      1.1  jmcneill #define CLK_AHB1_OHCI2		45
     81      1.1  jmcneill #define CLK_AHB1_VE		46
     82      1.1  jmcneill #define CLK_AHB1_LCD0		47
     83      1.1  jmcneill #define CLK_AHB1_LCD1		48
     84      1.1  jmcneill #define CLK_AHB1_CSI		49
     85      1.1  jmcneill #define CLK_AHB1_HDMI		50
     86      1.1  jmcneill #define CLK_AHB1_BE0		51
     87      1.1  jmcneill #define CLK_AHB1_BE1		52
     88      1.1  jmcneill #define CLK_AHB1_FE0		53
     89      1.1  jmcneill #define CLK_AHB1_FE1		54
     90      1.1  jmcneill #define CLK_AHB1_MP		55
     91      1.1  jmcneill #define CLK_AHB1_GPU		56
     92      1.1  jmcneill #define CLK_AHB1_DEU0		57
     93      1.1  jmcneill #define CLK_AHB1_DEU1		58
     94      1.1  jmcneill #define CLK_AHB1_DRC0		59
     95      1.1  jmcneill #define CLK_AHB1_DRC1		60
     96      1.1  jmcneill 
     97      1.1  jmcneill #define CLK_APB1_CODEC		61
     98      1.1  jmcneill #define CLK_APB1_SPDIF		62
     99      1.1  jmcneill #define CLK_APB1_DIGITAL_MIC	63
    100      1.1  jmcneill #define CLK_APB1_PIO		64
    101      1.1  jmcneill #define CLK_APB1_DAUDIO0	65
    102      1.1  jmcneill #define CLK_APB1_DAUDIO1	66
    103      1.1  jmcneill 
    104      1.1  jmcneill #define CLK_APB2_I2C0		67
    105      1.1  jmcneill #define CLK_APB2_I2C1		68
    106      1.1  jmcneill #define CLK_APB2_I2C2		69
    107      1.1  jmcneill #define CLK_APB2_I2C3		70
    108      1.1  jmcneill #define CLK_APB2_UART0		71
    109      1.1  jmcneill #define CLK_APB2_UART1		72
    110      1.1  jmcneill #define CLK_APB2_UART2		73
    111      1.1  jmcneill #define CLK_APB2_UART3		74
    112      1.1  jmcneill #define CLK_APB2_UART4		75
    113      1.1  jmcneill #define CLK_APB2_UART5		76
    114      1.1  jmcneill 
    115      1.1  jmcneill #define CLK_NAND0		77
    116      1.1  jmcneill #define CLK_NAND1		78
    117      1.1  jmcneill #define CLK_MMC0		79
    118      1.1  jmcneill #define CLK_MMC0_SAMPLE		80
    119      1.1  jmcneill #define CLK_MMC0_OUTPUT		81
    120      1.1  jmcneill #define CLK_MMC1		82
    121      1.1  jmcneill #define CLK_MMC1_SAMPLE		83
    122      1.1  jmcneill #define CLK_MMC1_OUTPUT		84
    123      1.1  jmcneill #define CLK_MMC2		85
    124      1.1  jmcneill #define CLK_MMC2_SAMPLE		86
    125      1.1  jmcneill #define CLK_MMC2_OUTPUT		87
    126      1.1  jmcneill #define CLK_MMC3		88
    127      1.1  jmcneill #define CLK_MMC3_SAMPLE		89
    128      1.1  jmcneill #define CLK_MMC3_OUTPUT		90
    129      1.1  jmcneill #define CLK_TS			91
    130      1.1  jmcneill #define CLK_SS			92
    131      1.1  jmcneill #define CLK_SPI0		93
    132      1.1  jmcneill #define CLK_SPI1		94
    133      1.1  jmcneill #define CLK_SPI2		95
    134      1.1  jmcneill #define CLK_SPI3		96
    135      1.1  jmcneill #define CLK_DAUDIO0		97
    136      1.1  jmcneill #define CLK_DAUDIO1		98
    137      1.1  jmcneill #define CLK_SPDIF		99
    138      1.1  jmcneill #define CLK_USB_PHY0		100
    139      1.1  jmcneill #define CLK_USB_PHY1		101
    140      1.1  jmcneill #define CLK_USB_PHY2		102
    141      1.1  jmcneill #define CLK_USB_OHCI0		103
    142      1.1  jmcneill #define CLK_USB_OHCI1		104
    143      1.1  jmcneill #define CLK_USB_OHCI2		105
    144      1.1  jmcneill 
    145      1.1  jmcneill #define CLK_DRAM_VE		110
    146      1.1  jmcneill #define CLK_DRAM_CSI_ISP	111
    147      1.1  jmcneill #define CLK_DRAM_TS		112
    148      1.1  jmcneill #define CLK_DRAM_DRC0		113
    149      1.1  jmcneill #define CLK_DRAM_DRC1		114
    150      1.1  jmcneill #define CLK_DRAM_DEU0		115
    151      1.1  jmcneill #define CLK_DRAM_DEU1		116
    152      1.1  jmcneill #define CLK_DRAM_FE0		117
    153      1.1  jmcneill #define CLK_DRAM_FE1		118
    154      1.1  jmcneill #define CLK_DRAM_BE0		119
    155      1.1  jmcneill #define CLK_DRAM_BE1		120
    156      1.1  jmcneill #define CLK_DRAM_MP		121
    157      1.1  jmcneill 
    158      1.1  jmcneill #define CLK_BE0			122
    159      1.1  jmcneill #define CLK_BE1			123
    160      1.1  jmcneill #define CLK_FE0			124
    161      1.1  jmcneill #define CLK_FE1			125
    162      1.1  jmcneill #define CLK_MP			126
    163      1.1  jmcneill #define CLK_LCD0_CH0		127
    164      1.1  jmcneill #define CLK_LCD1_CH0		128
    165      1.1  jmcneill #define CLK_LCD0_CH1		129
    166      1.1  jmcneill #define CLK_LCD1_CH1		130
    167      1.1  jmcneill #define CLK_CSI0_SCLK		131
    168      1.1  jmcneill #define CLK_CSI0_MCLK		132
    169      1.1  jmcneill #define CLK_CSI1_MCLK		133
    170      1.1  jmcneill #define CLK_VE			134
    171      1.1  jmcneill #define CLK_CODEC		135
    172      1.1  jmcneill #define CLK_AVS			136
    173      1.1  jmcneill #define CLK_DIGITAL_MIC		137
    174      1.1  jmcneill #define CLK_HDMI		138
    175      1.1  jmcneill #define CLK_HDMI_DDC		139
    176      1.1  jmcneill #define CLK_PS			140
    177      1.1  jmcneill 
    178      1.1  jmcneill #define CLK_MIPI_DSI		143
    179      1.1  jmcneill #define CLK_MIPI_DSI_DPHY	144
    180      1.1  jmcneill #define CLK_MIPI_CSI_DPHY	145
    181      1.1  jmcneill #define CLK_IEP_DRC0		146
    182      1.1  jmcneill #define CLK_IEP_DRC1		147
    183      1.1  jmcneill #define CLK_IEP_DEU0		148
    184      1.1  jmcneill #define CLK_IEP_DEU1		149
    185      1.1  jmcneill #define CLK_GPU_CORE		150
    186      1.1  jmcneill #define CLK_GPU_MEMORY		151
    187      1.1  jmcneill #define CLK_GPU_HYD		152
    188      1.1  jmcneill #define CLK_ATS			153
    189      1.1  jmcneill #define CLK_TRACE		154
    190      1.1  jmcneill 
    191      1.1  jmcneill #define CLK_OUT_A		155
    192      1.1  jmcneill #define CLK_OUT_B		156
    193      1.1  jmcneill #define CLK_OUT_C		157
    194      1.1  jmcneill 
    195      1.1  jmcneill #endif /* _DT_BINDINGS_CLK_SUN6I_A31_H_ */
    196