Home | History | Annotate | Line # | Download | only in clock
      1      1.1  jmcneill /*	$NetBSD: sun8i-a23-a33-ccu.h,v 1.1.1.2 2021/11/07 16:50:00 jmcneill Exp $	*/
      2      1.1  jmcneill 
      3      1.1  jmcneill /*
      4      1.1  jmcneill  * Copyright (C) 2016 Maxime Ripard <maxime.ripard (at) free-electrons.com>
      5      1.1  jmcneill  *
      6      1.1  jmcneill  * This file is dual-licensed: you can use it either under the terms
      7      1.1  jmcneill  * of the GPL or the X11 license, at your option. Note that this dual
      8      1.1  jmcneill  * licensing only applies to this file, and not this project as a
      9      1.1  jmcneill  * whole.
     10      1.1  jmcneill  *
     11      1.1  jmcneill  *  a) This file is free software; you can redistribute it and/or
     12      1.1  jmcneill  *     modify it under the terms of the GNU General Public License as
     13      1.1  jmcneill  *     published by the Free Software Foundation; either version 2 of the
     14      1.1  jmcneill  *     License, or (at your option) any later version.
     15      1.1  jmcneill  *
     16      1.1  jmcneill  *     This file is distributed in the hope that it will be useful,
     17      1.1  jmcneill  *     but WITHOUT ANY WARRANTY; without even the implied warranty of
     18      1.1  jmcneill  *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
     19      1.1  jmcneill  *     GNU General Public License for more details.
     20      1.1  jmcneill  *
     21      1.1  jmcneill  * Or, alternatively,
     22      1.1  jmcneill  *
     23      1.1  jmcneill  *  b) Permission is hereby granted, free of charge, to any person
     24      1.1  jmcneill  *     obtaining a copy of this software and associated documentation
     25      1.1  jmcneill  *     files (the "Software"), to deal in the Software without
     26      1.1  jmcneill  *     restriction, including without limitation the rights to use,
     27      1.1  jmcneill  *     copy, modify, merge, publish, distribute, sublicense, and/or
     28      1.1  jmcneill  *     sell copies of the Software, and to permit persons to whom the
     29      1.1  jmcneill  *     Software is furnished to do so, subject to the following
     30      1.1  jmcneill  *     conditions:
     31      1.1  jmcneill  *
     32      1.1  jmcneill  *     The above copyright notice and this permission notice shall be
     33      1.1  jmcneill  *     included in all copies or substantial portions of the Software.
     34      1.1  jmcneill  *
     35      1.1  jmcneill  *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
     36      1.1  jmcneill  *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
     37      1.1  jmcneill  *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
     38      1.1  jmcneill  *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
     39      1.1  jmcneill  *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
     40      1.1  jmcneill  *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
     41      1.1  jmcneill  *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
     42      1.1  jmcneill  *     OTHER DEALINGS IN THE SOFTWARE.
     43      1.1  jmcneill  */
     44      1.1  jmcneill 
     45      1.1  jmcneill #ifndef _DT_BINDINGS_CLK_SUN8I_A23_A33_H_
     46      1.1  jmcneill #define _DT_BINDINGS_CLK_SUN8I_A23_A33_H_
     47      1.1  jmcneill 
     48  1.1.1.2  jmcneill #define CLK_PLL_MIPI		13
     49  1.1.1.2  jmcneill 
     50      1.1  jmcneill #define CLK_CPUX		18
     51      1.1  jmcneill 
     52      1.1  jmcneill #define CLK_BUS_MIPI_DSI	23
     53      1.1  jmcneill #define CLK_BUS_SS		24
     54      1.1  jmcneill #define CLK_BUS_DMA		25
     55      1.1  jmcneill #define CLK_BUS_MMC0		26
     56      1.1  jmcneill #define CLK_BUS_MMC1		27
     57      1.1  jmcneill #define CLK_BUS_MMC2		28
     58      1.1  jmcneill #define CLK_BUS_NAND		29
     59      1.1  jmcneill #define CLK_BUS_DRAM		30
     60      1.1  jmcneill #define CLK_BUS_HSTIMER		31
     61      1.1  jmcneill #define CLK_BUS_SPI0		32
     62      1.1  jmcneill #define CLK_BUS_SPI1		33
     63      1.1  jmcneill #define CLK_BUS_OTG		34
     64      1.1  jmcneill #define CLK_BUS_EHCI		35
     65      1.1  jmcneill #define CLK_BUS_OHCI		36
     66      1.1  jmcneill #define CLK_BUS_VE		37
     67      1.1  jmcneill #define CLK_BUS_LCD		38
     68      1.1  jmcneill #define CLK_BUS_CSI		39
     69      1.1  jmcneill #define CLK_BUS_DE_BE		40
     70      1.1  jmcneill #define CLK_BUS_DE_FE		41
     71      1.1  jmcneill #define CLK_BUS_GPU		42
     72      1.1  jmcneill #define CLK_BUS_MSGBOX		43
     73      1.1  jmcneill #define CLK_BUS_SPINLOCK	44
     74      1.1  jmcneill #define CLK_BUS_DRC		45
     75      1.1  jmcneill #define CLK_BUS_SAT		46
     76      1.1  jmcneill #define CLK_BUS_CODEC		47
     77      1.1  jmcneill #define CLK_BUS_PIO		48
     78      1.1  jmcneill #define CLK_BUS_I2S0		49
     79      1.1  jmcneill #define CLK_BUS_I2S1		50
     80      1.1  jmcneill #define CLK_BUS_I2C0		51
     81      1.1  jmcneill #define CLK_BUS_I2C1		52
     82      1.1  jmcneill #define CLK_BUS_I2C2		53
     83      1.1  jmcneill #define CLK_BUS_UART0		54
     84      1.1  jmcneill #define CLK_BUS_UART1		55
     85      1.1  jmcneill #define CLK_BUS_UART2		56
     86      1.1  jmcneill #define CLK_BUS_UART3		57
     87      1.1  jmcneill #define CLK_BUS_UART4		58
     88      1.1  jmcneill #define CLK_NAND		59
     89      1.1  jmcneill #define CLK_MMC0		60
     90      1.1  jmcneill #define CLK_MMC0_SAMPLE		61
     91      1.1  jmcneill #define CLK_MMC0_OUTPUT		62
     92      1.1  jmcneill #define CLK_MMC1		63
     93      1.1  jmcneill #define CLK_MMC1_SAMPLE		64
     94      1.1  jmcneill #define CLK_MMC1_OUTPUT		65
     95      1.1  jmcneill #define CLK_MMC2		66
     96      1.1  jmcneill #define CLK_MMC2_SAMPLE		67
     97      1.1  jmcneill #define CLK_MMC2_OUTPUT		68
     98      1.1  jmcneill #define CLK_SS			69
     99      1.1  jmcneill #define CLK_SPI0		70
    100      1.1  jmcneill #define CLK_SPI1		71
    101      1.1  jmcneill #define CLK_I2S0		72
    102      1.1  jmcneill #define CLK_I2S1		73
    103      1.1  jmcneill #define CLK_USB_PHY0		74
    104      1.1  jmcneill #define CLK_USB_PHY1		75
    105      1.1  jmcneill #define CLK_USB_HSIC		76
    106      1.1  jmcneill #define CLK_USB_HSIC_12M	77
    107      1.1  jmcneill #define CLK_USB_OHCI		78
    108      1.1  jmcneill 
    109      1.1  jmcneill #define CLK_DRAM_VE		80
    110      1.1  jmcneill #define CLK_DRAM_CSI		81
    111      1.1  jmcneill #define CLK_DRAM_DRC		82
    112      1.1  jmcneill #define CLK_DRAM_DE_FE		83
    113      1.1  jmcneill #define CLK_DRAM_DE_BE		84
    114      1.1  jmcneill #define CLK_DE_BE		85
    115      1.1  jmcneill #define CLK_DE_FE		86
    116      1.1  jmcneill #define CLK_LCD_CH0		87
    117      1.1  jmcneill #define CLK_LCD_CH1		88
    118      1.1  jmcneill #define CLK_CSI_SCLK		89
    119      1.1  jmcneill #define CLK_CSI_MCLK		90
    120      1.1  jmcneill #define CLK_VE			91
    121      1.1  jmcneill #define CLK_AC_DIG		92
    122      1.1  jmcneill #define CLK_AC_DIG_4X		93
    123      1.1  jmcneill #define CLK_AVS			94
    124      1.1  jmcneill 
    125      1.1  jmcneill #define CLK_DSI_SCLK		96
    126      1.1  jmcneill #define CLK_DSI_DPHY		97
    127      1.1  jmcneill #define CLK_DRC			98
    128      1.1  jmcneill #define CLK_GPU			99
    129      1.1  jmcneill #define CLK_ATS			100
    130      1.1  jmcneill 
    131      1.1  jmcneill #endif /* _DT_BINDINGS_CLK_SUN8I_A23_A33_H_ */
    132