Home | History | Annotate | Line # | Download | only in clock
      1      1.1  jmcneill /*	$NetBSD: sun8i-h3-ccu.h,v 1.1.1.4 2020/01/03 14:33:04 skrll Exp $	*/
      2      1.1  jmcneill 
      3      1.1  jmcneill /*
      4      1.1  jmcneill  * Copyright (C) 2016 Maxime Ripard <maxime.ripard (at) free-electrons.com>
      5      1.1  jmcneill  *
      6      1.1  jmcneill  * This file is dual-licensed: you can use it either under the terms
      7      1.1  jmcneill  * of the GPL or the X11 license, at your option. Note that this dual
      8      1.1  jmcneill  * licensing only applies to this file, and not this project as a
      9      1.1  jmcneill  * whole.
     10      1.1  jmcneill  *
     11      1.1  jmcneill  *  a) This file is free software; you can redistribute it and/or
     12      1.1  jmcneill  *     modify it under the terms of the GNU General Public License as
     13      1.1  jmcneill  *     published by the Free Software Foundation; either version 2 of the
     14      1.1  jmcneill  *     License, or (at your option) any later version.
     15      1.1  jmcneill  *
     16      1.1  jmcneill  *     This file is distributed in the hope that it will be useful,
     17      1.1  jmcneill  *     but WITHOUT ANY WARRANTY; without even the implied warranty of
     18      1.1  jmcneill  *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
     19      1.1  jmcneill  *     GNU General Public License for more details.
     20      1.1  jmcneill  *
     21      1.1  jmcneill  * Or, alternatively,
     22      1.1  jmcneill  *
     23      1.1  jmcneill  *  b) Permission is hereby granted, free of charge, to any person
     24      1.1  jmcneill  *     obtaining a copy of this software and associated documentation
     25      1.1  jmcneill  *     files (the "Software"), to deal in the Software without
     26      1.1  jmcneill  *     restriction, including without limitation the rights to use,
     27      1.1  jmcneill  *     copy, modify, merge, publish, distribute, sublicense, and/or
     28      1.1  jmcneill  *     sell copies of the Software, and to permit persons to whom the
     29      1.1  jmcneill  *     Software is furnished to do so, subject to the following
     30      1.1  jmcneill  *     conditions:
     31      1.1  jmcneill  *
     32      1.1  jmcneill  *     The above copyright notice and this permission notice shall be
     33      1.1  jmcneill  *     included in all copies or substantial portions of the Software.
     34      1.1  jmcneill  *
     35      1.1  jmcneill  *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
     36      1.1  jmcneill  *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
     37      1.1  jmcneill  *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
     38      1.1  jmcneill  *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
     39      1.1  jmcneill  *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
     40      1.1  jmcneill  *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
     41      1.1  jmcneill  *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
     42      1.1  jmcneill  *     OTHER DEALINGS IN THE SOFTWARE.
     43      1.1  jmcneill  */
     44      1.1  jmcneill 
     45      1.1  jmcneill #ifndef _DT_BINDINGS_CLK_SUN8I_H3_H_
     46      1.1  jmcneill #define _DT_BINDINGS_CLK_SUN8I_H3_H_
     47      1.1  jmcneill 
     48  1.1.1.3  jmcneill #define CLK_PLL_VIDEO		6
     49  1.1.1.3  jmcneill 
     50  1.1.1.2  jmcneill #define CLK_PLL_PERIPH0		9
     51  1.1.1.2  jmcneill 
     52      1.1  jmcneill #define CLK_CPUX		14
     53      1.1  jmcneill 
     54      1.1  jmcneill #define CLK_BUS_CE		20
     55      1.1  jmcneill #define CLK_BUS_DMA		21
     56      1.1  jmcneill #define CLK_BUS_MMC0		22
     57      1.1  jmcneill #define CLK_BUS_MMC1		23
     58      1.1  jmcneill #define CLK_BUS_MMC2		24
     59      1.1  jmcneill #define CLK_BUS_NAND		25
     60      1.1  jmcneill #define CLK_BUS_DRAM		26
     61      1.1  jmcneill #define CLK_BUS_EMAC		27
     62      1.1  jmcneill #define CLK_BUS_TS		28
     63      1.1  jmcneill #define CLK_BUS_HSTIMER		29
     64      1.1  jmcneill #define CLK_BUS_SPI0		30
     65      1.1  jmcneill #define CLK_BUS_SPI1		31
     66      1.1  jmcneill #define CLK_BUS_OTG		32
     67      1.1  jmcneill #define CLK_BUS_EHCI0		33
     68      1.1  jmcneill #define CLK_BUS_EHCI1		34
     69      1.1  jmcneill #define CLK_BUS_EHCI2		35
     70      1.1  jmcneill #define CLK_BUS_EHCI3		36
     71      1.1  jmcneill #define CLK_BUS_OHCI0		37
     72      1.1  jmcneill #define CLK_BUS_OHCI1		38
     73      1.1  jmcneill #define CLK_BUS_OHCI2		39
     74      1.1  jmcneill #define CLK_BUS_OHCI3		40
     75      1.1  jmcneill #define CLK_BUS_VE		41
     76      1.1  jmcneill #define CLK_BUS_TCON0		42
     77      1.1  jmcneill #define CLK_BUS_TCON1		43
     78      1.1  jmcneill #define CLK_BUS_DEINTERLACE	44
     79      1.1  jmcneill #define CLK_BUS_CSI		45
     80      1.1  jmcneill #define CLK_BUS_TVE		46
     81      1.1  jmcneill #define CLK_BUS_HDMI		47
     82      1.1  jmcneill #define CLK_BUS_DE		48
     83      1.1  jmcneill #define CLK_BUS_GPU		49
     84      1.1  jmcneill #define CLK_BUS_MSGBOX		50
     85      1.1  jmcneill #define CLK_BUS_SPINLOCK	51
     86      1.1  jmcneill #define CLK_BUS_CODEC		52
     87      1.1  jmcneill #define CLK_BUS_SPDIF		53
     88      1.1  jmcneill #define CLK_BUS_PIO		54
     89      1.1  jmcneill #define CLK_BUS_THS		55
     90      1.1  jmcneill #define CLK_BUS_I2S0		56
     91      1.1  jmcneill #define CLK_BUS_I2S1		57
     92      1.1  jmcneill #define CLK_BUS_I2S2		58
     93      1.1  jmcneill #define CLK_BUS_I2C0		59
     94      1.1  jmcneill #define CLK_BUS_I2C1		60
     95      1.1  jmcneill #define CLK_BUS_I2C2		61
     96      1.1  jmcneill #define CLK_BUS_UART0		62
     97      1.1  jmcneill #define CLK_BUS_UART1		63
     98      1.1  jmcneill #define CLK_BUS_UART2		64
     99      1.1  jmcneill #define CLK_BUS_UART3		65
    100  1.1.1.2  jmcneill #define CLK_BUS_SCR0		66
    101      1.1  jmcneill #define CLK_BUS_EPHY		67
    102      1.1  jmcneill #define CLK_BUS_DBG		68
    103      1.1  jmcneill 
    104      1.1  jmcneill #define CLK_THS			69
    105      1.1  jmcneill #define CLK_NAND		70
    106      1.1  jmcneill #define CLK_MMC0		71
    107      1.1  jmcneill #define CLK_MMC0_SAMPLE		72
    108      1.1  jmcneill #define CLK_MMC0_OUTPUT		73
    109      1.1  jmcneill #define CLK_MMC1		74
    110      1.1  jmcneill #define CLK_MMC1_SAMPLE		75
    111      1.1  jmcneill #define CLK_MMC1_OUTPUT		76
    112      1.1  jmcneill #define CLK_MMC2		77
    113      1.1  jmcneill #define CLK_MMC2_SAMPLE		78
    114      1.1  jmcneill #define CLK_MMC2_OUTPUT		79
    115      1.1  jmcneill #define CLK_TS			80
    116      1.1  jmcneill #define CLK_CE			81
    117      1.1  jmcneill #define CLK_SPI0		82
    118      1.1  jmcneill #define CLK_SPI1		83
    119      1.1  jmcneill #define CLK_I2S0		84
    120      1.1  jmcneill #define CLK_I2S1		85
    121      1.1  jmcneill #define CLK_I2S2		86
    122      1.1  jmcneill #define CLK_SPDIF		87
    123      1.1  jmcneill #define CLK_USB_PHY0		88
    124      1.1  jmcneill #define CLK_USB_PHY1		89
    125      1.1  jmcneill #define CLK_USB_PHY2		90
    126      1.1  jmcneill #define CLK_USB_PHY3		91
    127      1.1  jmcneill #define CLK_USB_OHCI0		92
    128      1.1  jmcneill #define CLK_USB_OHCI1		93
    129      1.1  jmcneill #define CLK_USB_OHCI2		94
    130      1.1  jmcneill #define CLK_USB_OHCI3		95
    131      1.1  jmcneill 
    132      1.1  jmcneill #define CLK_DRAM_VE		97
    133      1.1  jmcneill #define CLK_DRAM_CSI		98
    134      1.1  jmcneill #define CLK_DRAM_DEINTERLACE	99
    135      1.1  jmcneill #define CLK_DRAM_TS		100
    136      1.1  jmcneill #define CLK_DE			101
    137      1.1  jmcneill #define CLK_TCON0		102
    138      1.1  jmcneill #define CLK_TVE			103
    139      1.1  jmcneill #define CLK_DEINTERLACE		104
    140      1.1  jmcneill #define CLK_CSI_MISC		105
    141      1.1  jmcneill #define CLK_CSI_SCLK		106
    142      1.1  jmcneill #define CLK_CSI_MCLK		107
    143      1.1  jmcneill #define CLK_VE			108
    144      1.1  jmcneill #define CLK_AC_DIG		109
    145      1.1  jmcneill #define CLK_AVS			110
    146      1.1  jmcneill #define CLK_HDMI		111
    147      1.1  jmcneill #define CLK_HDMI_DDC		112
    148  1.1.1.4     skrll #define CLK_MBUS		113
    149      1.1  jmcneill #define CLK_GPU			114
    150      1.1  jmcneill 
    151  1.1.1.2  jmcneill /* New clocks imported in H5 */
    152  1.1.1.2  jmcneill #define CLK_BUS_SCR1		115
    153  1.1.1.2  jmcneill 
    154      1.1  jmcneill #endif /* _DT_BINDINGS_CLK_SUN8I_H3_H_ */
    155