Home | History | Annotate | Line # | Download | only in interconnect
      1  1.1  skrll /*	$NetBSD: qcom,msm8974.h,v 1.1.1.1 2020/01/03 14:33:03 skrll Exp $	*/
      2  1.1  skrll 
      3  1.1  skrll /* SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) */
      4  1.1  skrll /*
      5  1.1  skrll  * Qualcomm msm8974 interconnect IDs
      6  1.1  skrll  *
      7  1.1  skrll  * Copyright (c) 2019 Brian Masney <masneyb (at) onstation.org>
      8  1.1  skrll  */
      9  1.1  skrll 
     10  1.1  skrll #ifndef __DT_BINDINGS_INTERCONNECT_QCOM_MSM8974_H
     11  1.1  skrll #define __DT_BINDINGS_INTERCONNECT_QCOM_MSM8974_H
     12  1.1  skrll 
     13  1.1  skrll #define BIMC_MAS_AMPSS_M0		0
     14  1.1  skrll #define BIMC_MAS_AMPSS_M1		1
     15  1.1  skrll #define BIMC_MAS_MSS_PROC		2
     16  1.1  skrll #define BIMC_TO_MNOC			3
     17  1.1  skrll #define BIMC_TO_SNOC			4
     18  1.1  skrll #define BIMC_SLV_EBI_CH0		5
     19  1.1  skrll #define BIMC_SLV_AMPSS_L2		6
     20  1.1  skrll 
     21  1.1  skrll #define CNOC_MAS_RPM_INST		0
     22  1.1  skrll #define CNOC_MAS_RPM_DATA		1
     23  1.1  skrll #define CNOC_MAS_RPM_SYS		2
     24  1.1  skrll #define CNOC_MAS_DEHR			3
     25  1.1  skrll #define CNOC_MAS_QDSS_DAP		4
     26  1.1  skrll #define CNOC_MAS_SPDM			5
     27  1.1  skrll #define CNOC_MAS_TIC			6
     28  1.1  skrll #define CNOC_SLV_CLK_CTL		7
     29  1.1  skrll #define CNOC_SLV_CNOC_MSS		8
     30  1.1  skrll #define CNOC_SLV_SECURITY		9
     31  1.1  skrll #define CNOC_SLV_TCSR			10
     32  1.1  skrll #define CNOC_SLV_TLMM			11
     33  1.1  skrll #define CNOC_SLV_CRYPTO_0_CFG		12
     34  1.1  skrll #define CNOC_SLV_CRYPTO_1_CFG		13
     35  1.1  skrll #define CNOC_SLV_IMEM_CFG		14
     36  1.1  skrll #define CNOC_SLV_MESSAGE_RAM		15
     37  1.1  skrll #define CNOC_SLV_BIMC_CFG		16
     38  1.1  skrll #define CNOC_SLV_BOOT_ROM		17
     39  1.1  skrll #define CNOC_SLV_PMIC_ARB		18
     40  1.1  skrll #define CNOC_SLV_SPDM_WRAPPER		19
     41  1.1  skrll #define CNOC_SLV_DEHR_CFG		20
     42  1.1  skrll #define CNOC_SLV_MPM			21
     43  1.1  skrll #define CNOC_SLV_QDSS_CFG		22
     44  1.1  skrll #define CNOC_SLV_RBCPR_CFG		23
     45  1.1  skrll #define CNOC_SLV_RBCPR_QDSS_APU_CFG	24
     46  1.1  skrll #define CNOC_TO_SNOC			25
     47  1.1  skrll #define CNOC_SLV_CNOC_ONOC_CFG		26
     48  1.1  skrll #define CNOC_SLV_CNOC_MNOC_MMSS_CFG	27
     49  1.1  skrll #define CNOC_SLV_CNOC_MNOC_CFG		28
     50  1.1  skrll #define CNOC_SLV_PNOC_CFG		29
     51  1.1  skrll #define CNOC_SLV_SNOC_MPU_CFG		30
     52  1.1  skrll #define CNOC_SLV_SNOC_CFG		31
     53  1.1  skrll #define CNOC_SLV_EBI1_DLL_CFG		32
     54  1.1  skrll #define CNOC_SLV_PHY_APU_CFG		33
     55  1.1  skrll #define CNOC_SLV_EBI1_PHY_CFG		34
     56  1.1  skrll #define CNOC_SLV_RPM			35
     57  1.1  skrll #define CNOC_SLV_SERVICE_CNOC		36
     58  1.1  skrll 
     59  1.1  skrll #define MNOC_MAS_GRAPHICS_3D		0
     60  1.1  skrll #define MNOC_MAS_JPEG			1
     61  1.1  skrll #define MNOC_MAS_MDP_PORT0		2
     62  1.1  skrll #define MNOC_MAS_VIDEO_P0		3
     63  1.1  skrll #define MNOC_MAS_VIDEO_P1		4
     64  1.1  skrll #define MNOC_MAS_VFE			5
     65  1.1  skrll #define MNOC_TO_CNOC			6
     66  1.1  skrll #define MNOC_TO_BIMC			7
     67  1.1  skrll #define MNOC_SLV_CAMERA_CFG		8
     68  1.1  skrll #define MNOC_SLV_DISPLAY_CFG		9
     69  1.1  skrll #define MNOC_SLV_OCMEM_CFG		10
     70  1.1  skrll #define MNOC_SLV_CPR_CFG		11
     71  1.1  skrll #define MNOC_SLV_CPR_XPU_CFG		12
     72  1.1  skrll #define MNOC_SLV_MISC_CFG		13
     73  1.1  skrll #define MNOC_SLV_MISC_XPU_CFG		14
     74  1.1  skrll #define MNOC_SLV_VENUS_CFG		15
     75  1.1  skrll #define MNOC_SLV_GRAPHICS_3D_CFG	16
     76  1.1  skrll #define MNOC_SLV_MMSS_CLK_CFG		17
     77  1.1  skrll #define MNOC_SLV_MMSS_CLK_XPU_CFG	18
     78  1.1  skrll #define MNOC_SLV_MNOC_MPU_CFG		19
     79  1.1  skrll #define MNOC_SLV_ONOC_MPU_CFG		20
     80  1.1  skrll #define MNOC_SLV_SERVICE_MNOC		21
     81  1.1  skrll 
     82  1.1  skrll #define OCMEM_NOC_TO_OCMEM_VNOC		0
     83  1.1  skrll #define OCMEM_MAS_JPEG_OCMEM		1
     84  1.1  skrll #define OCMEM_MAS_MDP_OCMEM		2
     85  1.1  skrll #define OCMEM_MAS_VIDEO_P0_OCMEM	3
     86  1.1  skrll #define OCMEM_MAS_VIDEO_P1_OCMEM	4
     87  1.1  skrll #define OCMEM_MAS_VFE_OCMEM		5
     88  1.1  skrll #define OCMEM_MAS_CNOC_ONOC_CFG		6
     89  1.1  skrll #define OCMEM_SLV_SERVICE_ONOC		7
     90  1.1  skrll #define OCMEM_VNOC_TO_SNOC		8
     91  1.1  skrll #define OCMEM_VNOC_TO_OCMEM_NOC		9
     92  1.1  skrll #define OCMEM_VNOC_MAS_GFX3D		10
     93  1.1  skrll #define OCMEM_SLV_OCMEM			11
     94  1.1  skrll 
     95  1.1  skrll #define PNOC_MAS_PNOC_CFG		0
     96  1.1  skrll #define PNOC_MAS_SDCC_1			1
     97  1.1  skrll #define PNOC_MAS_SDCC_3			2
     98  1.1  skrll #define PNOC_MAS_SDCC_4			3
     99  1.1  skrll #define PNOC_MAS_SDCC_2			4
    100  1.1  skrll #define PNOC_MAS_TSIF			5
    101  1.1  skrll #define PNOC_MAS_BAM_DMA		6
    102  1.1  skrll #define PNOC_MAS_BLSP_2			7
    103  1.1  skrll #define PNOC_MAS_USB_HSIC		8
    104  1.1  skrll #define PNOC_MAS_BLSP_1			9
    105  1.1  skrll #define PNOC_MAS_USB_HS			10
    106  1.1  skrll #define PNOC_TO_SNOC			11
    107  1.1  skrll #define PNOC_SLV_SDCC_1			12
    108  1.1  skrll #define PNOC_SLV_SDCC_3			13
    109  1.1  skrll #define PNOC_SLV_SDCC_2			14
    110  1.1  skrll #define PNOC_SLV_SDCC_4			15
    111  1.1  skrll #define PNOC_SLV_TSIF			16
    112  1.1  skrll #define PNOC_SLV_BAM_DMA		17
    113  1.1  skrll #define PNOC_SLV_BLSP_2			18
    114  1.1  skrll #define PNOC_SLV_USB_HSIC		19
    115  1.1  skrll #define PNOC_SLV_BLSP_1			20
    116  1.1  skrll #define PNOC_SLV_USB_HS			21
    117  1.1  skrll #define PNOC_SLV_PDM			22
    118  1.1  skrll #define PNOC_SLV_PERIPH_APU_CFG		23
    119  1.1  skrll #define PNOC_SLV_PNOC_MPU_CFG		24
    120  1.1  skrll #define PNOC_SLV_PRNG			25
    121  1.1  skrll #define PNOC_SLV_SERVICE_PNOC		26
    122  1.1  skrll 
    123  1.1  skrll #define SNOC_MAS_LPASS_AHB		0
    124  1.1  skrll #define SNOC_MAS_QDSS_BAM		1
    125  1.1  skrll #define SNOC_MAS_SNOC_CFG		2
    126  1.1  skrll #define SNOC_TO_BIMC			3
    127  1.1  skrll #define SNOC_TO_CNOC			4
    128  1.1  skrll #define SNOC_TO_PNOC			5
    129  1.1  skrll #define SNOC_TO_OCMEM_VNOC		6
    130  1.1  skrll #define SNOC_MAS_CRYPTO_CORE0		7
    131  1.1  skrll #define SNOC_MAS_CRYPTO_CORE1		8
    132  1.1  skrll #define SNOC_MAS_LPASS_PROC		9
    133  1.1  skrll #define SNOC_MAS_MSS			10
    134  1.1  skrll #define SNOC_MAS_MSS_NAV		11
    135  1.1  skrll #define SNOC_MAS_OCMEM_DMA		12
    136  1.1  skrll #define SNOC_MAS_WCSS			13
    137  1.1  skrll #define SNOC_MAS_QDSS_ETR		14
    138  1.1  skrll #define SNOC_MAS_USB3			15
    139  1.1  skrll #define SNOC_SLV_AMPSS			16
    140  1.1  skrll #define SNOC_SLV_LPASS			17
    141  1.1  skrll #define SNOC_SLV_USB3			18
    142  1.1  skrll #define SNOC_SLV_WCSS			19
    143  1.1  skrll #define SNOC_SLV_OCIMEM			20
    144  1.1  skrll #define SNOC_SLV_SNOC_OCMEM		21
    145  1.1  skrll #define SNOC_SLV_SERVICE_SNOC		22
    146  1.1  skrll #define SNOC_SLV_QDSS_STM		23
    147  1.1  skrll 
    148  1.1  skrll #endif
    149