Home | History | Annotate | Line # | Download | only in power 
      1  1.1  jmcneill /*	$NetBSD: r8a774a1-sysc.h,v 1.1.1.1 2019/01/22 14:57:01 jmcneill Exp $	*/
      2  1.1  jmcneill 
      3  1.1  jmcneill /* SPDX-License-Identifier: GPL-2.0
      4  1.1  jmcneill  *
      5  1.1  jmcneill  * Copyright (C) 2018 Renesas Electronics Corp.
      6  1.1  jmcneill  */
      7  1.1  jmcneill #ifndef __DT_BINDINGS_POWER_R8A774A1_SYSC_H__
      8  1.1  jmcneill #define __DT_BINDINGS_POWER_R8A774A1_SYSC_H__
      9  1.1  jmcneill 
     10  1.1  jmcneill /*
     11  1.1  jmcneill  * These power domain indices match the numbers of the interrupt bits
     12  1.1  jmcneill  * representing the power areas in the various Interrupt Registers
     13  1.1  jmcneill  * (e.g. SYSCISR, Interrupt Status Register)
     14  1.1  jmcneill  */
     15  1.1  jmcneill 
     16  1.1  jmcneill #define R8A774A1_PD_CA57_CPU0		 0
     17  1.1  jmcneill #define R8A774A1_PD_CA57_CPU1		 1
     18  1.1  jmcneill #define R8A774A1_PD_CA53_CPU0		 5
     19  1.1  jmcneill #define R8A774A1_PD_CA53_CPU1		 6
     20  1.1  jmcneill #define R8A774A1_PD_CA53_CPU2		 7
     21  1.1  jmcneill #define R8A774A1_PD_CA53_CPU3		 8
     22  1.1  jmcneill #define R8A774A1_PD_CA57_SCU		12
     23  1.1  jmcneill #define R8A774A1_PD_A3VC		14
     24  1.1  jmcneill #define R8A774A1_PD_3DG_A		17
     25  1.1  jmcneill #define R8A774A1_PD_3DG_B		18
     26  1.1  jmcneill #define R8A774A1_PD_CA53_SCU		21
     27  1.1  jmcneill #define R8A774A1_PD_A2VC0		25
     28  1.1  jmcneill #define R8A774A1_PD_A2VC1		26
     29  1.1  jmcneill 
     30  1.1  jmcneill /* Always-on power area */
     31  1.1  jmcneill #define R8A774A1_PD_ALWAYS_ON		32
     32  1.1  jmcneill 
     33  1.1  jmcneill #endif /* __DT_BINDINGS_POWER_R8A774A1_SYSC_H__ */
     34