Home | History | Annotate | Line # | Download | only in reset
mt2701-resets.h revision 1.1.1.2.2.2 
      1 /*	$NetBSD: mt2701-resets.h,v 1.1.1.2.2.2 2017/08/28 17:53:04 skrll Exp $	*/
      2 
      3 /*
      4  * Copyright (c) 2015 MediaTek, Shunli Wang <shunli.wang (at) mediatek.com>
      5  *
      6  * This program is free software; you can redistribute it and/or modify
      7  * it under the terms of the GNU General Public License version 2 as
      8  * published by the Free Software Foundation.
      9  *
     10  * This program is distributed in the hope that it will be useful,
     11  * but WITHOUT ANY WARRANTY; without even the implied warranty of
     12  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
     13  * GNU General Public License for more details.
     14  */
     15 
     16 #ifndef _DT_BINDINGS_RESET_CONTROLLER_MT2701
     17 #define _DT_BINDINGS_RESET_CONTROLLER_MT2701
     18 
     19 /* INFRACFG resets */
     20 #define MT2701_INFRA_EMI_REG_RST		0
     21 #define MT2701_INFRA_DRAMC0_A0_RST		1
     22 #define MT2701_INFRA_FHCTL_RST			2
     23 #define MT2701_INFRA_APCIRQ_EINT_RST		3
     24 #define MT2701_INFRA_APXGPT_RST			4
     25 #define MT2701_INFRA_SCPSYS_RST			5
     26 #define MT2701_INFRA_KP_RST			6
     27 #define MT2701_INFRA_PMIC_WRAP_RST		7
     28 #define MT2701_INFRA_MIPI_RST			8
     29 #define MT2701_INFRA_IRRX_RST			9
     30 #define MT2701_INFRA_CEC_RST			10
     31 #define MT2701_INFRA_EMI_RST			32
     32 #define MT2701_INFRA_DRAMC0_RST			34
     33 #define MT2701_INFRA_TRNG_RST			37
     34 #define MT2701_INFRA_SYSIRQ_RST			38
     35 
     36 /*  PERICFG resets */
     37 #define MT2701_PERI_UART0_SW_RST		0
     38 #define MT2701_PERI_UART1_SW_RST		1
     39 #define MT2701_PERI_UART2_SW_RST		2
     40 #define MT2701_PERI_UART3_SW_RST		3
     41 #define MT2701_PERI_GCPU_SW_RST			5
     42 #define MT2701_PERI_BTIF_SW_RST			6
     43 #define MT2701_PERI_PWM_SW_RST			8
     44 #define MT2701_PERI_AUXADC_SW_RST		10
     45 #define MT2701_PERI_DMA_SW_RST			11
     46 #define MT2701_PERI_NFI_SW_RST			14
     47 #define MT2701_PERI_NLI_SW_RST			15
     48 #define MT2701_PERI_THERM_SW_RST		16
     49 #define MT2701_PERI_MSDC2_SW_RST		17
     50 #define MT2701_PERI_MSDC0_SW_RST		19
     51 #define MT2701_PERI_MSDC1_SW_RST		20
     52 #define MT2701_PERI_I2C0_SW_RST			22
     53 #define MT2701_PERI_I2C1_SW_RST			23
     54 #define MT2701_PERI_I2C2_SW_RST			24
     55 #define MT2701_PERI_I2C3_SW_RST			25
     56 #define MT2701_PERI_USB_SW_RST			28
     57 #define MT2701_PERI_ETH_SW_RST			29
     58 #define MT2701_PERI_SPI0_SW_RST			33
     59 
     60 /* TOPRGU resets */
     61 #define MT2701_TOPRGU_INFRA_RST			0
     62 #define MT2701_TOPRGU_MM_RST			1
     63 #define MT2701_TOPRGU_MFG_RST			2
     64 #define MT2701_TOPRGU_ETHDMA_RST		3
     65 #define MT2701_TOPRGU_VDEC_RST			4
     66 #define MT2701_TOPRGU_VENC_IMG_RST		5
     67 #define MT2701_TOPRGU_DDRPHY_RST		6
     68 #define MT2701_TOPRGU_MD_RST			7
     69 #define MT2701_TOPRGU_INFRA_AO_RST		8
     70 #define MT2701_TOPRGU_CONN_RST			9
     71 #define MT2701_TOPRGU_APMIXED_RST		10
     72 #define MT2701_TOPRGU_HIFSYS_RST		11
     73 #define MT2701_TOPRGU_CONN_MCU_RST		12
     74 #define MT2701_TOPRGU_BDP_DISP_RST		13
     75 
     76 /* HIFSYS resets */
     77 #define MT2701_HIFSYS_UHOST0_RST		3
     78 #define MT2701_HIFSYS_UHOST1_RST		4
     79 #define MT2701_HIFSYS_UPHY0_RST			21
     80 #define MT2701_HIFSYS_UPHY1_RST			22
     81 #define MT2701_HIFSYS_PCIE0_RST			24
     82 #define MT2701_HIFSYS_PCIE1_RST			25
     83 #define MT2701_HIFSYS_PCIE2_RST			26
     84 
     85 /* ETHSYS resets */
     86 #define MT2701_ETHSYS_SYS_RST			0
     87 #define MT2701_ETHSYS_MCM_RST			2
     88 #define MT2701_ETHSYS_FE_RST			6
     89 #define MT2701_ETHSYS_GMAC_RST			23
     90 #define MT2701_ETHSYS_PPE_RST			31
     91 
     92 #endif  /* _DT_BINDINGS_RESET_CONTROLLER_MT2701 */
     93