Home | History | Annotate | Line # | Download | only in reset
oxsemi,ox820.h revision 1.1.1.1.8.2
      1 /*	$NetBSD: oxsemi,ox820.h,v 1.1.1.1.8.2 2017/12/03 11:38:40 jdolecek Exp $	*/
      2 
      3 /*
      4  * Copyright (C) 2016 Neil Armstrong <narmstrong (at) baylibre.com>
      5  *
      6  * This program is free software; you can redistribute it and/or modify it
      7  * under the terms and conditions of the GNU General Public License,
      8  * version 2, as published by the Free Software Foundation.
      9  *
     10  * This program is distributed in the hope it will be useful, but WITHOUT
     11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
     12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
     13  * more details.
     14  *
     15  * You should have received a copy of the GNU General Public License
     16  * along with this program.  If not, see <http://www.gnu.org/licenses/>.
     17  */
     18 
     19 #ifndef DT_RESET_OXSEMI_OX820_H
     20 #define DT_RESET_OXSEMI_OX820_H
     21 
     22 #define RESET_SCU	0
     23 #define RESET_LEON	1
     24 #define RESET_ARM0	2
     25 #define RESET_ARM1	3
     26 #define RESET_USBHS	4
     27 #define RESET_USBPHYA	5
     28 #define RESET_MAC	6
     29 #define RESET_PCIEA	7
     30 #define RESET_SGDMA	8
     31 #define RESET_CIPHER	9
     32 #define RESET_DDR	10
     33 #define RESET_SATA	11
     34 #define RESET_SATA_LINK	12
     35 #define RESET_SATA_PHY	13
     36 #define RESET_PCIEPHY	14
     37 #define RESET_NAND	15
     38 #define RESET_GPIO	16
     39 #define RESET_UART1	17
     40 #define RESET_UART2	18
     41 #define RESET_MISC	19
     42 #define RESET_I2S	20
     43 #define RESET_SD	21
     44 #define RESET_MAC_2	22
     45 #define RESET_PCIEB	23
     46 #define RESET_VIDEO	24
     47 #define RESET_DDR_PHY	25
     48 #define RESET_USBPHYB	26
     49 #define RESET_USBDEV	27
     50 /* Reserved		29 */
     51 #define RESET_ARMDBG	29
     52 #define RESET_PLLA	30
     53 #define RESET_PLLB	31
     54 
     55 #endif /* DT_RESET_OXSEMI_OX820_H */
     56