Home | History | Annotate | Line # | Download | only in libnvmm
h_mem_assist_asm.S revision 1.8
      1  1.8   maxv /*	$NetBSD: h_mem_assist_asm.S,v 1.8 2019/10/14 10:39:24 maxv Exp $	*/
      2  1.6   maxv 
      3  1.1   maxv /*
      4  1.7   maxv  * Copyright (c) 2018-2019 The NetBSD Foundation, Inc.
      5  1.1   maxv  * All rights reserved.
      6  1.1   maxv  *
      7  1.1   maxv  * This code is derived from software contributed to The NetBSD Foundation
      8  1.1   maxv  * by Maxime Villard.
      9  1.1   maxv  *
     10  1.1   maxv  * Redistribution and use in source and binary forms, with or without
     11  1.1   maxv  * modification, are permitted provided that the following conditions
     12  1.1   maxv  * are met:
     13  1.1   maxv  * 1. Redistributions of source code must retain the above copyright
     14  1.1   maxv  *    notice, this list of conditions and the following disclaimer.
     15  1.1   maxv  * 2. Redistributions in binary form must reproduce the above copyright
     16  1.1   maxv  *    notice, this list of conditions and the following disclaimer in the
     17  1.1   maxv  *    documentation and/or other materials provided with the distribution.
     18  1.1   maxv  *
     19  1.1   maxv  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
     20  1.1   maxv  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
     21  1.1   maxv  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
     22  1.1   maxv  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
     23  1.1   maxv  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
     24  1.1   maxv  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
     25  1.1   maxv  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
     26  1.1   maxv  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
     27  1.1   maxv  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
     28  1.1   maxv  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
     29  1.1   maxv  * POSSIBILITY OF SUCH DAMAGE.
     30  1.1   maxv  */
     31  1.1   maxv 
     32  1.1   maxv 	.globl	test1_begin, test1_end
     33  1.1   maxv 	.globl	test2_begin, test2_end
     34  1.1   maxv 	.globl	test3_begin, test3_end
     35  1.1   maxv 	.globl	test4_begin, test4_end
     36  1.1   maxv 	.globl	test5_begin, test5_end
     37  1.1   maxv 	.globl	test6_begin, test6_end
     38  1.1   maxv 	.globl	test7_begin, test7_end
     39  1.1   maxv 	.globl	test8_begin, test8_end
     40  1.2   maxv 	.globl	test9_begin, test9_end
     41  1.3   maxv 	.globl	test10_begin, test10_end
     42  1.3   maxv 	.globl	test11_begin, test11_end
     43  1.5   maxv 	.globl	test12_begin, test12_end
     44  1.5   maxv 	.globl	test13_begin, test13_end
     45  1.5   maxv 	.globl	test14_begin, test14_end
     46  1.8   maxv 	.globl	test_64bit_15_begin, test_64bit_15_end
     47  1.8   maxv 	.globl	test_64bit_16_begin, test_64bit_16_end
     48  1.1   maxv 	.text
     49  1.1   maxv 	.code64
     50  1.1   maxv 
     51  1.1   maxv #define TEST_END	\
     52  1.1   maxv 	movq	$0xFFFFFFFFFFFFFFFF,%rcx;	\
     53  1.1   maxv 	rdmsr	;
     54  1.1   maxv 
     55  1.1   maxv 	.align	64
     56  1.1   maxv test1_begin:
     57  1.1   maxv 	movq	$0x1000,%rax
     58  1.1   maxv 	movq	$0x1000,%rbp
     59  1.1   maxv 
     60  1.1   maxv 	movq	$0x1000,(%rax)
     61  1.1   maxv 
     62  1.1   maxv 	movq	$1,%r11
     63  1.1   maxv 	movq	$0x2000,(%rax,%r11,8)
     64  1.1   maxv 
     65  1.1   maxv 	movq	(%rbp),%r8
     66  1.1   maxv 	movq	8(%rbp),%rbx
     67  1.1   maxv 	addq	%rbx,%r8
     68  1.1   maxv 	movq	%r8,(%rbp)
     69  1.1   maxv 	movb	$4,(%rbp)
     70  1.1   maxv 
     71  1.1   maxv 	TEST_END
     72  1.1   maxv test1_end:
     73  1.1   maxv 
     74  1.1   maxv 	.align	64
     75  1.1   maxv test2_begin:
     76  1.1   maxv 	movq	$0x1000,%rax
     77  1.1   maxv 
     78  1.1   maxv 	movq	$0x1000,(%rax)
     79  1.1   maxv 	movq	$0x00FF,%rbx
     80  1.1   maxv 	orb	%bl,(%rax)
     81  1.1   maxv 	movq	$0x0400,%rcx
     82  1.1   maxv 	orw	%cx,(%rax)
     83  1.1   maxv 
     84  1.5   maxv 	movq	$0x0200,%rcx
     85  1.5   maxv 	orq	(%rax),%rcx
     86  1.5   maxv 	movq	%rcx,(%rax)
     87  1.5   maxv 
     88  1.1   maxv 	TEST_END
     89  1.1   maxv test2_end:
     90  1.1   maxv 
     91  1.1   maxv 	.align	64
     92  1.1   maxv test3_begin:
     93  1.1   maxv 	movq	$0x1000,%rax
     94  1.1   maxv 
     95  1.1   maxv 	movq	$0x1FFF,(%rax)
     96  1.1   maxv 	movq	$0x1FF0,%rbx
     97  1.1   maxv 	andq	%rbx,(%rax)
     98  1.1   maxv 	movq	$0x10C1,%rcx
     99  1.1   maxv 	andb	%cl,(%rax)
    100  1.1   maxv 
    101  1.1   maxv 	TEST_END
    102  1.1   maxv test3_end:
    103  1.1   maxv 
    104  1.1   maxv 	.align	64
    105  1.1   maxv test4_begin:
    106  1.1   maxv 	movq	$0x1000,%rax
    107  1.1   maxv 
    108  1.1   maxv 	movq	$0x1FFF,(%rax)
    109  1.1   maxv 	movq	$0x1FF0,%rbx
    110  1.1   maxv 	xorq	%rbx,(%rax)
    111  1.1   maxv 	movq	$0x10C0,%rcx
    112  1.1   maxv 	xorw	%cx,(%rax)
    113  1.1   maxv 
    114  1.1   maxv 	TEST_END
    115  1.1   maxv test4_end:
    116  1.1   maxv 
    117  1.1   maxv 	.align	64
    118  1.1   maxv test5_begin:
    119  1.1   maxv 	movq	$0xFFFFFFFF00001000,%rax
    120  1.1   maxv 
    121  1.1   maxv 	movq	$0x1FFF,(%eax)
    122  1.1   maxv 	movb	$0,(%eax,%ebx,1)
    123  1.1   maxv 
    124  1.1   maxv 	TEST_END
    125  1.1   maxv test5_end:
    126  1.1   maxv 
    127  1.1   maxv 	.align	64
    128  1.1   maxv test6_begin:
    129  1.1   maxv 	movq	$0xFFA0,%rax
    130  1.1   maxv 	movabs	%rax,0x1000
    131  1.1   maxv 
    132  1.1   maxv 	movabs	0x1000,%al
    133  1.1   maxv 	orb	$0x0B,%al
    134  1.1   maxv 	movabs	%al,0x1000
    135  1.1   maxv 
    136  1.1   maxv 	TEST_END
    137  1.1   maxv test6_end:
    138  1.1   maxv 
    139  1.1   maxv 	.align	64
    140  1.1   maxv test7_begin:
    141  1.1   maxv 	movq	$0x56,%rax
    142  1.1   maxv 
    143  1.1   maxv 	movq	$1,%rcx
    144  1.1   maxv 	movq	$0x1000,%rdi
    145  1.1   maxv 	rep	stosb
    146  1.1   maxv 
    147  1.1   maxv 	movq	$0x1234,%rax
    148  1.1   maxv 	stosw
    149  1.1   maxv 
    150  1.1   maxv 	TEST_END
    151  1.1   maxv test7_end:
    152  1.1   maxv 
    153  1.1   maxv 	.align	64
    154  1.1   maxv test8_begin:
    155  1.1   maxv 	movq	$0x1008,%rsi
    156  1.1   maxv 	movq	$0x12345678,(%rsi)
    157  1.1   maxv 
    158  1.1   maxv 	movq	$0x1000,%rdi
    159  1.1   maxv 
    160  1.1   maxv 	lodsw
    161  1.1   maxv 	movw	%ax,(%rdi)
    162  1.1   maxv 	addq	$2,%rdi
    163  1.1   maxv 
    164  1.1   maxv 	lodsb
    165  1.1   maxv 	movb	%al,(%rdi)
    166  1.1   maxv 	addq	$1,%rdi
    167  1.1   maxv 
    168  1.1   maxv 	lodsb
    169  1.1   maxv 	movb	%al,(%rdi)
    170  1.1   maxv 	addq	$2,%rdi
    171  1.1   maxv 
    172  1.1   maxv 	TEST_END
    173  1.1   maxv test8_end:
    174  1.2   maxv 
    175  1.2   maxv 	.align	64
    176  1.2   maxv test9_begin:
    177  1.2   maxv 	movq	$0x1000,%rax
    178  1.2   maxv 
    179  1.2   maxv 	movq	$0x12345678,8(%rax)
    180  1.2   maxv 
    181  1.2   maxv 	movq	$0x1008,%rsi
    182  1.2   maxv 	movq	$0x1000,%rdi
    183  1.2   maxv 
    184  1.2   maxv 	movq	$4,%rcx
    185  1.2   maxv 	rep movsb
    186  1.2   maxv 
    187  1.2   maxv 	movq	$2,%rcx
    188  1.2   maxv 	rep movsw
    189  1.2   maxv 
    190  1.2   maxv 	TEST_END
    191  1.2   maxv test9_end:
    192  1.2   maxv 
    193  1.3   maxv 	.align	64
    194  1.3   maxv test10_begin:
    195  1.3   maxv 	movq	$0x1000,%rax
    196  1.3   maxv 	movq	$0x12345678,(%rax)
    197  1.3   maxv 
    198  1.3   maxv 	movq	$0xFFFFFFFFFFFFFFFF,%rbx
    199  1.4  joerg 	movzbl	(%rax),%ebx
    200  1.3   maxv 	movq	%rbx,(%rax)
    201  1.3   maxv 
    202  1.3   maxv 	TEST_END
    203  1.3   maxv test10_end:
    204  1.3   maxv 
    205  1.3   maxv 	.align	64
    206  1.3   maxv test11_begin:
    207  1.3   maxv 	movq	$0x1000,%rax
    208  1.3   maxv 	movq	$0x12345678,(%rax)
    209  1.3   maxv 
    210  1.3   maxv 	movq	$0xFFFFFFFFFFFFFFFF,%rbx
    211  1.4  joerg 	movzwq	(%rax),%rbx
    212  1.3   maxv 	movq	%rbx,(%rax)
    213  1.3   maxv 
    214  1.3   maxv 	TEST_END
    215  1.3   maxv test11_end:
    216  1.5   maxv 
    217  1.5   maxv 	.align	64
    218  1.5   maxv test12_begin:
    219  1.5   maxv 	movq	$0x1000,%rax
    220  1.5   maxv 	movq	$0xFFFFFFFFF2345678,(%rax)
    221  1.5   maxv 
    222  1.5   maxv 	cmpb	$0x78,(%rax)
    223  1.5   maxv 	jne	.L12_failure
    224  1.5   maxv 	cmpb	$0x77,(%rax)
    225  1.5   maxv 	jl	.L12_failure
    226  1.5   maxv 	cmpb	$0x79,(%rax)
    227  1.5   maxv 	jg	.L12_failure
    228  1.5   maxv 
    229  1.5   maxv 	cmpw	$0x5678,(%rax)
    230  1.5   maxv 	jne	.L12_failure
    231  1.5   maxv 	cmpw	$0x5677,(%rax)
    232  1.5   maxv 	jl	.L12_failure
    233  1.5   maxv 	cmpw	$0x5679,(%rax)
    234  1.5   maxv 	jg	.L12_failure
    235  1.5   maxv 
    236  1.5   maxv 	cmpl	$0xF2345678,(%rax)
    237  1.5   maxv 	jne	.L12_failure
    238  1.5   maxv 	cmpl	$0xF2345677,(%rax)
    239  1.5   maxv 	jl	.L12_failure
    240  1.5   maxv 	cmpl	$0xF2345679,(%rax)
    241  1.5   maxv 	jg	.L12_failure
    242  1.5   maxv 
    243  1.5   maxv 	cmpq	$0xFFFFFFFFF2345678,(%rax)
    244  1.5   maxv 	jne	.L12_failure
    245  1.5   maxv 	cmpq	$0xFFFFFFFFF2345677,(%rax)
    246  1.5   maxv 	jl	.L12_failure
    247  1.5   maxv 	cmpq	$0xFFFFFFFFF2345679,(%rax)
    248  1.5   maxv 	jg	.L12_failure
    249  1.5   maxv 
    250  1.5   maxv .L12_success:
    251  1.5   maxv 	movq	$1,(%rax)
    252  1.5   maxv 	TEST_END
    253  1.5   maxv .L12_failure:
    254  1.5   maxv 	movq	$0,(%rax)
    255  1.5   maxv 	TEST_END
    256  1.5   maxv test12_end:
    257  1.5   maxv 
    258  1.5   maxv 	.align	64
    259  1.5   maxv test13_begin:
    260  1.5   maxv 	movq	$0x1000,%rax
    261  1.5   maxv 	movq	$0x000000001000A0FF,(%rax)
    262  1.5   maxv 
    263  1.5   maxv 	movq	$0xFFFF,%rcx
    264  1.5   maxv 	subb	%cl,(%rax)
    265  1.5   maxv 
    266  1.5   maxv 	movq	$0xA000,%rcx
    267  1.5   maxv 	subw	%cx,(%rax)
    268  1.5   maxv 
    269  1.5   maxv 	movq	$0x0000000F1000A0FF,%rcx
    270  1.5   maxv 	subq	(%rax),%rcx
    271  1.5   maxv 
    272  1.5   maxv 	movq	%rcx,(%rax)
    273  1.5   maxv 
    274  1.5   maxv 	TEST_END
    275  1.5   maxv test13_end:
    276  1.5   maxv 
    277  1.5   maxv 	.align	64
    278  1.5   maxv test14_begin:
    279  1.5   maxv 	movq	$0x1000,%rax
    280  1.5   maxv 	movq	$0xA0FF,(%rax)
    281  1.5   maxv 
    282  1.5   maxv 	testb	$0x0F,(%rax)
    283  1.5   maxv 	jz	.L14_failure
    284  1.5   maxv 
    285  1.5   maxv 	testw	$0x0F00,(%rax)
    286  1.5   maxv 	jnz	.L14_failure
    287  1.5   maxv 
    288  1.5   maxv 	testl	$0xA000,(%rax)
    289  1.5   maxv 	jz	.L14_failure
    290  1.5   maxv 
    291  1.5   maxv .L14_success:
    292  1.5   maxv 	movq	$1,(%rax)
    293  1.5   maxv 	TEST_END
    294  1.5   maxv .L14_failure:
    295  1.5   maxv 	movq	$0,(%rax)
    296  1.5   maxv 	TEST_END
    297  1.5   maxv test14_end:
    298  1.7   maxv 
    299  1.8   maxv 	.align	64
    300  1.8   maxv test_64bit_15_begin:
    301  1.8   maxv 	movq	$0x1000,%rax
    302  1.8   maxv 	movq	$0x120000,%rbx
    303  1.8   maxv 	movq	$0x003400,%rcx
    304  1.8   maxv 	movq	$0x000056,%rdx
    305  1.8   maxv 
    306  1.8   maxv 	xchgq	%rbx,(%rax)
    307  1.8   maxv 	xchgw	(%rax),%cx
    308  1.8   maxv 	xchgb	%dl,(%rax)
    309  1.8   maxv 
    310  1.8   maxv 	TEST_END
    311  1.8   maxv test_64bit_15_end:
    312  1.8   maxv 
    313  1.8   maxv 	.align	64
    314  1.8   maxv test_64bit_16_begin:
    315  1.8   maxv 	movq	$0x1000,%rax
    316  1.8   maxv 	movq	$0x000000,%rbx
    317  1.8   maxv 	movq	$0x000000,%rcx
    318  1.8   maxv 	movq	$0x000000,%rdx
    319  1.8   maxv 
    320  1.8   maxv 	movq	$0x123456,(%rax)
    321  1.8   maxv 	xchgq	%rbx,(%eax)
    322  1.8   maxv 	movq	$0,(%rax)
    323  1.8   maxv 	xchgq	%rbx,(%eax)
    324  1.8   maxv 
    325  1.8   maxv 	TEST_END
    326  1.8   maxv test_64bit_16_end:
    327  1.8   maxv 
    328  1.7   maxv /* -------------------------------------------------------------------------- */
    329  1.7   maxv 
    330  1.7   maxv 	.globl	test_16bit_1_begin, test_16bit_1_end
    331  1.7   maxv 	.globl	test_16bit_2_begin, test_16bit_2_end
    332  1.7   maxv 	.globl	test_16bit_3_begin, test_16bit_3_end
    333  1.7   maxv 	.globl	test_16bit_4_begin, test_16bit_4_end
    334  1.7   maxv 	.globl	test_16bit_5_begin, test_16bit_5_end
    335  1.8   maxv 	.globl	test_16bit_6_begin, test_16bit_6_end
    336  1.7   maxv 
    337  1.7   maxv #define TEST16_END	\
    338  1.7   maxv 	rdmsr
    339  1.7   maxv 
    340  1.7   maxv 	.code16
    341  1.7   maxv 
    342  1.7   maxv 	.align	64
    343  1.7   maxv test_16bit_1_begin:
    344  1.7   maxv 	movw	$0x10f1,%bx
    345  1.7   maxv 	movw	$0x123,%dx
    346  1.7   maxv 
    347  1.7   maxv 	movb	%dl,(%bx)
    348  1.7   maxv 
    349  1.7   maxv 	TEST16_END
    350  1.7   maxv test_16bit_1_end:
    351  1.7   maxv 
    352  1.7   maxv 	.align	64
    353  1.7   maxv test_16bit_2_begin:
    354  1.7   maxv 	movw	$0x10f1,%bx
    355  1.7   maxv 	movw	$2,%di
    356  1.7   maxv 	movw	$0x123,%dx
    357  1.7   maxv 
    358  1.7   maxv 	movw	%dx,(%bx,%di)
    359  1.7   maxv 
    360  1.7   maxv 	TEST16_END
    361  1.7   maxv test_16bit_2_end:
    362  1.7   maxv 
    363  1.7   maxv 	.align	64
    364  1.7   maxv test_16bit_3_begin:
    365  1.7   maxv 	movw	$0x10f1,%bp
    366  1.7   maxv 	movw	$2,%si
    367  1.7   maxv 	movw	$0x678,%dx
    368  1.7   maxv 
    369  1.7   maxv 	movw	%dx,-2(%bp,%si)
    370  1.7   maxv 
    371  1.7   maxv 	TEST16_END
    372  1.7   maxv test_16bit_3_end:
    373  1.7   maxv 
    374  1.7   maxv 	.align	64
    375  1.7   maxv test_16bit_4_begin:
    376  1.7   maxv 	movw	$0x10f0,%bp
    377  1.7   maxv 	movw	$2,%si
    378  1.7   maxv 	movw	$2+4+4,%di
    379  1.7   maxv 	movw	$0xFFFF,%dx
    380  1.7   maxv 	movl	$0x0001,%eax
    381  1.7   maxv 	movl	$0x0010,%ebx
    382  1.7   maxv 	movl	$0x1000,%ecx
    383  1.7   maxv 
    384  1.7   maxv 	movw	%dx,4(%bp,%si)		/* 16bit opr 16bit adr */
    385  1.7   maxv 	andl	%eax,4(%bp,%si)		/* 32bit opr 16bit adr */
    386  1.7   maxv 	orw	%bx,4(%ebp,%esi)	/* 16bit opr 32bit adr */
    387  1.7   maxv 	orl	%ecx,-4(%bp,%di)	/* 32bit opr 16bit adr, negative */
    388  1.7   maxv 
    389  1.7   maxv 	TEST16_END
    390  1.7   maxv test_16bit_4_end:
    391  1.7   maxv 
    392  1.7   maxv 	.align	64
    393  1.7   maxv test_16bit_5_begin:
    394  1.7   maxv 	movb	$0x12,0x1234
    395  1.7   maxv 
    396  1.7   maxv 	TEST16_END
    397  1.7   maxv test_16bit_5_end:
    398  1.8   maxv 
    399  1.8   maxv 	.align	64
    400  1.8   maxv test_16bit_6_begin:
    401  1.8   maxv 	movw	$0x1234,%bp
    402  1.8   maxv 	movw	$4,%di
    403  1.8   maxv 	movw	$0x1200,%bx
    404  1.8   maxv 	movw	$0x0034,%cx
    405  1.8   maxv 
    406  1.8   maxv 	xchgw	%bx,(%bp)
    407  1.8   maxv 	xchgb	-4(%bp,%di),%cl
    408  1.8   maxv 
    409  1.8   maxv 	TEST16_END
    410  1.8   maxv test_16bit_6_end:
    411