1b8e80941Smrg<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
2b8e80941Smrg<html lang="en">
3b8e80941Smrg<head>
4b8e80941Smrg  <meta http-equiv="content-type" content="text/html; charset=utf-8">
5b8e80941Smrg  <title>Mesa Release Notes</title>
6b8e80941Smrg  <link rel="stylesheet" type="text/css" href="../mesa.css">
7b8e80941Smrg</head>
8b8e80941Smrg<body>
9b8e80941Smrg
10b8e80941Smrg<div class="header">
11b8e80941Smrg  <h1>The Mesa 3D Graphics Library</h1>
12b8e80941Smrg</div>
13b8e80941Smrg
14b8e80941Smrg<iframe src="../contents.html"></iframe>
15b8e80941Smrg<div class="content">
16b8e80941Smrg
17b8e80941Smrg<h1>Mesa 17.2.6 Release Notes / November 25, 2017</h1>
18b8e80941Smrg
19b8e80941Smrg<p>
20b8e80941SmrgMesa 17.2.6 is a bug fix release which fixes bugs found since the 17.2.5 release.
21b8e80941Smrg</p>
22b8e80941Smrg<p>
23b8e80941SmrgMesa 17.2.6 implements the OpenGL 4.5 API, but the version reported by
24b8e80941SmrgglGetString(GL_VERSION) or glGetIntegerv(GL_MAJOR_VERSION) /
25b8e80941SmrgglGetIntegerv(GL_MINOR_VERSION) depends on the particular driver being used.
26b8e80941SmrgSome drivers don't support all the features required in OpenGL 4.5.  OpenGL
27b8e80941Smrg4.5 is <strong>only</strong> available if requested at context creation
28b8e80941Smrgbecause compatibility contexts are not supported.
29b8e80941Smrg</p>
30b8e80941Smrg
31b8e80941Smrg
32b8e80941Smrg<h2>SHA256 checksums</h2>
33b8e80941Smrg<pre>
34b8e80941Smrga9ed76702ffb14ad674ad48899f5c8c7e3a0f987911878a5dfdc4117dce5b415  mesa-17.2.6.tar.gz
35b8e80941Smrg6ad85224620330be26ab68c8fc78381b12b38b610ade2db8716b38faaa8f30de  mesa-17.2.6.tar.xz
36b8e80941Smrg</pre>
37b8e80941Smrg
38b8e80941Smrg
39b8e80941Smrg<h2>New features</h2>
40b8e80941Smrg<p>None</p>
41b8e80941Smrg
42b8e80941Smrg
43b8e80941Smrg<h2>Bug fixes</h2>
44b8e80941Smrg<ul>
45b8e80941Smrg
46b8e80941Smrg<li><a href="https://bugs.freedesktop.org/show_bug.cgi?id=100438">Bug 100438</a> - glsl/ir.cpp:1376: ir_dereference_variable::ir_dereference_variable(ir_variable*): Assertion `var != NULL' failed.</li>
47b8e80941Smrg
48b8e80941Smrg<li><a href="https://bugs.freedesktop.org/show_bug.cgi?id=102177">Bug 102177</a> - [SKL] ES31-CTS.core.sepshaderobjs.StateInteraction fails sporadically</li>
49b8e80941Smrg
50b8e80941Smrg<li><a href="https://bugs.freedesktop.org/show_bug.cgi?id=103115">Bug 103115</a> - [BSW BXT GLK] dEQP-VK.spirv_assembly.instruction.compute.sconvert.int32_to_int64</li>
51b8e80941Smrg
52b8e80941Smrg<li><a href="https://bugs.freedesktop.org/show_bug.cgi?id=103519">Bug 103519</a> - wayland egl apps crash on start with mesa 17.2</li>
53b8e80941Smrg
54b8e80941Smrg<li><a href="https://bugs.freedesktop.org/show_bug.cgi?id=103529">Bug 103529</a> - [GM45] GPU hang with mpv fullscreen (bisected)</li>
55b8e80941Smrg
56b8e80941Smrg<li><a href="https://bugs.freedesktop.org/show_bug.cgi?id=103628">Bug 103628</a> - [BXT, GLK, BSW] KHR-GL46.shader_ballot_tests.ShaderBallotBitmasks</li>
57b8e80941Smrg
58b8e80941Smrg<li><a href="https://bugs.freedesktop.org/show_bug.cgi?id=103787">Bug 103787</a> - [BDW,BSW] gpu hang on spec.arb_pipeline_statistics_query.arb_pipeline_statistics_query-comp</li>
59b8e80941Smrg
60b8e80941Smrg</ul>
61b8e80941Smrg
62b8e80941Smrg
63b8e80941Smrg<h2>Changes</h2>
64b8e80941Smrg<p>Adam Jackson (2):</p>
65b8e80941Smrg<ul>
66b8e80941Smrg  <li>glx/drisw: Fix glXMakeCurrent(dpy, None, ctx)</li>
67b8e80941Smrg  <li>glx/dri3: Fix passing renderType into glXCreateContext</li>
68b8e80941Smrg</ul>
69b8e80941Smrg
70b8e80941Smrg<p>Alex Smith (2):</p>
71b8e80941Smrg<ul>
72b8e80941Smrg  <li>spirv: Use correct type for sampled images</li>
73b8e80941Smrg  <li>nir/spirv: tg4 requires a sampler</li>
74b8e80941Smrg</ul>
75b8e80941Smrg
76b8e80941Smrg<p>Andres Gomez (14):</p>
77b8e80941Smrg<ul>
78b8e80941Smrg  <li>docs: add sha256 checksums for 17.2.5</li>
79b8e80941Smrg  <li>cherry-ignore: intel/fs: Use a pure vertical stride for large register strides</li>
80b8e80941Smrg  <li>cherry-ignore: intel/nir: Use the correct indirect lowering masks in link_shaders</li>
81b8e80941Smrg  <li>cherry-ignore: intel/fs: Use the original destination region for int MUL lowering</li>
82b8e80941Smrg  <li>cherry-ignore: intel/fs: refactors</li>
83b8e80941Smrg  <li>cherry-ignore: r600/shader: reserve first register of vertex shader.</li>
84b8e80941Smrg  <li>cherry-ignore: anv/cmd_buffer: Advance the address when initializing clear colors</li>
85b8e80941Smrg  <li>cherry-ignore: anv/cmd_buffer: Take bo_offset into account in fast clear state addresses</li>
86b8e80941Smrg  <li>cherry-ignore: i965: Mark BOs as external when we export their handle</li>
87b8e80941Smrg  <li>cherry-ignore: added 17.3 nominations.</li>
88b8e80941Smrg  <li>cherry-ignore: glsl: Fix typo fragement -&gt; fragment</li>
89b8e80941Smrg  <li>cherry-ignore: egl: pass the dri2_dpy to the $plat_teardown functions</li>
90b8e80941Smrg  <li>cherry-ignore: Revert "intel/fs: Use a pure vertical stride for large register strides"</li>
91b8e80941Smrg  <li>Update version to 17.2.6</li>
92b8e80941Smrg</ul>
93b8e80941Smrg
94b8e80941Smrg<p>Anuj Phogat (2):</p>
95b8e80941Smrg<ul>
96b8e80941Smrg  <li>i965: Program DWord Length in MI_FLUSH_DW</li>
97b8e80941Smrg  <li>i965/gen8+: Fix the number of dwords programmed in MI_FLUSH_DW</li>
98b8e80941Smrg</ul>
99b8e80941Smrg
100b8e80941Smrg<p>Bas Nieuwenhuizen (2):</p>
101b8e80941Smrg<ul>
102b8e80941Smrg  <li>radv: Free syncobj with multiple imports.</li>
103b8e80941Smrg  <li>radv: Free temporary syncobj after waiting on it.</li>
104b8e80941Smrg</ul>
105b8e80941Smrg
106b8e80941Smrg<p>Dave Airlie (1):</p>
107b8e80941Smrg<ul>
108b8e80941Smrg  <li>r600: fix isoline tess factor component swapping.</li>
109b8e80941Smrg</ul>
110b8e80941Smrg
111b8e80941Smrg<p>Derek Foreman (1):</p>
112b8e80941Smrg<ul>
113b8e80941Smrg  <li>egl/wayland: Add a fallback when fourcc query isn't supported</li>
114b8e80941Smrg</ul>
115b8e80941Smrg
116b8e80941Smrg<p>Dylan Baker (1):</p>
117b8e80941Smrg<ul>
118b8e80941Smrg  <li>autotools: Set C++ visibility flags on Intel</li>
119b8e80941Smrg</ul>
120b8e80941Smrg
121b8e80941Smrg<p>Emil Velikov (3):</p>
122b8e80941Smrg<ul>
123b8e80941Smrg  <li>targets/opencl: don't hardcode the icd file install to /etc/...</li>
124b8e80941Smrg  <li>configure.ac: loosen --enable-glvnd check to honour egl</li>
125b8e80941Smrg  <li>configure.ac: require xcb* for the omx/va/... when using x11 platform</li>
126b8e80941Smrg</ul>
127b8e80941Smrg
128b8e80941Smrg<p>George Barrett (1):</p>
129b8e80941Smrg<ul>
130b8e80941Smrg  <li>glsl: Catch subscripted calls to undeclared subroutines</li>
131b8e80941Smrg</ul>
132b8e80941Smrg
133b8e80941Smrg<p>Jason Ekstrand (9):</p>
134b8e80941Smrg<ul>
135b8e80941Smrg  <li>intel/fs: Use ANY/ALL32 predicates in SIMD32</li>
136b8e80941Smrg  <li>intel/fs: Use an explicit D type for vote any/all/eq intrinsics</li>
137b8e80941Smrg  <li>intel/fs: Use a pair of 1-wide MOVs instead of SEL for any/all</li>
138b8e80941Smrg  <li>intel/eu/reg: Add a subscript() helper</li>
139b8e80941Smrg  <li>intel/fs: Fix MOV_INDIRECT for 64-bit values on little-core</li>
140b8e80941Smrg  <li>intel/fs: Fix integer multiplication lowering for src/dst hazards</li>
141b8e80941Smrg  <li>intel/fs: Mark 64-bit values as being contiguous</li>
142b8e80941Smrg  <li>intel/fs: Rework zero-length URB write handling</li>
143b8e80941Smrg  <li>i965: Add stencil buffers to cache set regardless of stencil texturing</li>
144b8e80941Smrg</ul>
145b8e80941Smrg
146b8e80941Smrg<p>Kenneth Graunke (5):</p>
147b8e80941Smrg<ul>
148b8e80941Smrg  <li>i965: properly initialize brw-&gt;cs.base.stage to MESA_SHADER_COMPUTE</li>
149b8e80941Smrg  <li>i965: Make L3 configuration atom listen for TCS/TES program updates.</li>
150b8e80941Smrg  <li>intel/tools: Fix detection of enabled shader stages.</li>
151b8e80941Smrg  <li>i965: Implement another VF cache invalidate workaround on Gen8+.</li>
152b8e80941Smrg  <li>i965: Upload invariant state once at the start of the batch on Gen4-5.</li>
153b8e80941Smrg</ul>
154b8e80941Smrg
155b8e80941Smrg<p>Matt Turner (2):</p>
156b8e80941Smrg<ul>
157b8e80941Smrg  <li>i965/fs: Fix extract_i8/u8 to a 64-bit destination</li>
158b8e80941Smrg  <li>i965/fs: Split all 32-&gt;64-bit MOVs on CHV, BXT, GLK</li>
159b8e80941Smrg</ul>
160b8e80941Smrg
161b8e80941Smrg<p>Neil Roberts (1):</p>
162b8e80941Smrg<ul>
163b8e80941Smrg  <li>glsl: Transform fb buffers are only active if a variable uses them</li>
164b8e80941Smrg</ul>
165b8e80941Smrg
166b8e80941Smrg<p>Nicolai Hähnle (1):</p>
167b8e80941Smrg<ul>
168b8e80941Smrg  <li>ddebug: fix use-after-free of streamout targets</li>
169b8e80941Smrg</ul>
170b8e80941Smrg
171b8e80941Smrg<p>Tim Rowley (2):</p>
172b8e80941Smrg<ul>
173b8e80941Smrg  <li>swr/rast: Use gather instruction for i32gather_ps on simd16/avx512</li>
174b8e80941Smrg  <li>swr/rast: Faster emulated simd16 permute</li>
175b8e80941Smrg</ul>
176b8e80941Smrg
177b8e80941Smrg<p>Timothy Arceri (3):</p>
178b8e80941Smrg<ul>
179b8e80941Smrg  <li>glsl: drop cache_fallback</li>
180b8e80941Smrg  <li>glsl: use the correct parent when allocating program data members</li>
181b8e80941Smrg  <li>mesa: rework how we free gl_shader_program_data</li>
182b8e80941Smrg</ul>
183b8e80941Smrg
184b8e80941Smrg
185b8e80941Smrg</div>
186b8e80941Smrg</body>
187b8e80941Smrg</html>
188