OpenGrok
Cross Reference: rk_cru_pll.c
xref
: /
src
/
sys
/
arch
/
arm
/
rockchip
/
rk_cru_pll.c
Home
|
History
|
Annotate
|
Download
|
only in
rockchip
History log of
/src/sys/arch/arm/rockchip/rk_cru_pll.c
Revision
Date
Author
Comments
1.6
23-Aug-2022
ryo
Add initial support for RK3588 SoC (CRU and IOMUX)
1.5
12-Nov-2021
jmcneill
arm: rockchip: Add support for RK3288 SoC.
The Rockchip RK3288 is a quad core Cortex-A17 SoC.
1.4
12-Aug-2018
jmcneill
Add support for Rockchip RK3399 SoC.
1.3
30-Jun-2018
jmcneill
Use syscon API.
1.2
16-Jun-2018
jmcneill
branches: 1.2.2; 1.2.4;
Fix rate calculation of fractional mode PLLs
1.1
16-Jun-2018
jmcneill
Add initial support for Rockchip RK3328 SoC.
1.2.4.1
10-Jun-2019
christos
Sync with HEAD
1.2.2.4
06-Sep-2018
pgoyette
Sync with HEAD
Resolve a couple of conflicts (result of the uimin/uimax changes)
1.2.2.3
28-Jul-2018
pgoyette
Sync with HEAD
1.2.2.2
25-Jun-2018
pgoyette
Sync with HEAD
1.2.2.1
16-Jun-2018
pgoyette
file rk_cru_pll.c was added on branch pgoyette-compat on 2018-06-25 07:25:39 +0000
Indexes created Sat Oct 18 08:10:09 GMT 2025