Home | History | Annotate | Download | only in rockchip

Lines Matching refs:pll_parents

359 static const char * pll_parents[] = { "xin24m", "xin32k" };
396 RK3399_PLL(RK3399_PLL_APLLL, "lpll", pll_parents,
402 RK3399_PLL(RK3399_PLL_APLLB, "bpll", pll_parents,
408 RK3399_PLL(RK3399_PLL_DPLL, "dpll", pll_parents,
414 RK3399_PLL(RK3399_PLL_CPLL, "cpll", pll_parents,
420 RK3399_PLL(RK3399_PLL_GPLL, "gpll", pll_parents,
426 RK3399_PLL(RK3399_PLL_NPLL, "npll", pll_parents,
432 RK3399_PLL(RK3399_PLL_VPLL, "vpll", pll_parents,
714 RK_COMPOSITE(RK3399_SCLK_USB3OTG0_SUSPEND, "clk_usb3otg0_suspend", pll_parents,
721 RK_COMPOSITE(RK3399_SCLK_USB3OTG1_SUSPEND, "clk_usb3otg1_suspend", pll_parents,
741 RK_COMPOSITE(RK3399_SCLK_UPHY0_TCPDPHY_REF, "clk_uphy0_tcpdphy_ref", pll_parents,
755 RK_COMPOSITE(RK3399_SCLK_UPHY1_TCPDPHY_REF, "clk_uphy1_tcpdphy_ref", pll_parents,
1013 RK_COMPOSITE(RK3399_SCLK_HDMI_CEC, "clk_hdmi_cec", pll_parents,