Cross Reference: /src/sys/arch/arm/xilinx/zynq

Lines Matching defs:hsc
70 	ehci_softc_t *hsc = &sc->sc_hsc;
80 	hsc->sc_bus.ub_hcpriv = sc;
81 	hsc->sc_bus.ub_revision = USBREV_2_0;
82 	hsc->sc_flags |= EHCIF_ETTF;
83 	hsc->sc_vendor_init = zynqusb_init;
143 		aprint_normal_dev(hsc->sc_dev,
154 		if (hsc->sc_bus.ub_revision == USBREV_2_0) {
174 	EOWRITE4(hsc, EHCI_USBINTR, 0);
176 	/*intr_establish(intr, IPL_USB, IST_LEVEL, ehci_intr, hsc);*/
178 	int err = ehci_init(hsc);
185 	hsc->sc_child = config_found(self, &hsc->sc_bus, usbctlprint,
193 	struct ehci_softc *hsc = &sc->sc_hsc;
195 	reg = EOREAD4(hsc, EHCI_PORTSC(1));
213 	EOWRITE4(hsc, EHCI_PORTSC(1), reg);
325 	struct ehci_softc *hsc = &sc->sc_hsc;
327 	reg = EOREAD4(hsc, EHCI_USBCMD);
329 	EOWRITE4(hsc, EHCI_USBCMD, reg);
332 		reg = EOREAD4(hsc, EHCI_USBCMD);
335 		usb_delay_ms(&hsc->sc_bus, 1);
338 	EOWRITE4(hsc, EHCI_USBCMD, reg | EHCI_CMD_HCRESET);
340 		reg = EOREAD4(hsc, EHCI_USBCMD);
343 		usb_delay_ms(&hsc->sc_bus, 1);
346 		aprint_error_dev(hsc->sc_dev, "reset timeout (%x)\n", reg);
349 	usb_delay_ms(&hsc->sc_bus, 100);
353 zynqusb_init(struct ehci_softc *hsc)
355 	struct zynqehci_softc *sc = device_private(hsc->sc_dev);
358 	reg = EOREAD4(hsc, EHCI_PORTSC(1));
361 	EOWRITE4(hsc, EHCI_PORTSC(1), reg);
OpenGrok
