Cross Reference: /src/sys/dev/ic/aic79xx.c

Lines Matching refs:LQISTAT1
118 						  u_int lqistat1);
1507 	u_int		 lqistat1;
1518 	lqistat1 = ahd_inb(ahd, LQISTAT1);
1629 	} else if ((lqistat1 & (LQIPHASE_LQ|LQIPHASE_NLQ)) != 0) {
1630 		ahd_handle_lqiphase_error(ahd, lqistat1);
1631 	} else if ((lqistat1 & LQICRCI_NLQ) != 0) {
1753 	u_int	lqistat1;
1763 	lqistat1 = ahd_inb(ahd, LQISTAT1) & ~(LQIPHASE_LQ|LQIPHASE_NLQ);
1765 	if ((lqistat1 & (LQICRCI_NLQ|LQICRCI_LQ)) == 0
1779 			lqistat1 |= LQICRCI_NLQ;
1784 	ahd_outb(ahd, CLRLQIINT1, lqistat1);
1795 	if (lqistat1 == 0
1796 	 || (lqistat1 & LQICRCI_NLQ) != 0) {
1797 		if ((lqistat1 & (LQICRCI_NLQ|LQIOVERI_NLQ)) != 0)
1808 		ahd_lqistat1_print(lqistat1, &cur_col, 50);
1816 	if ((lqistat1 & (LQIOVERI_LQ|LQIOVERI_NLQ)) != 0) {
1819 			       "packet.  lqistat1 == 0x%x.  Resetting bus.\n",
1820 			       ahd_name(ahd), lqistat1);
1824 	} else if ((lqistat1 & LQICRCI_LQ) != 0) {
1848 	} else if ((lqistat1 & LQICRCI_NLQ) != 0) {
1902 	} else if ((lqistat1 & LQIBADLQI) != 0) {
1935 ahd_handle_lqiphase_error(struct ahd_softc *ahd, u_int lqistat1)
1941 	ahd_outb(ahd, CLRLQIINT1, lqistat1);
1954 		if ((lqistat1 & LQIPHASE_LQ) != 0) {
1957 		} else if ((lqistat1 & LQIPHASE_NLQ) != 0) {
8710 	ahd_lqistat1_print(ahd_inb(ahd, LQISTAT1), &cur_col, 50);
OpenGrok
