Home | History | Annotate | Download | only in ic

Lines Matching refs:sc_cl_align

145  * sc->sc_cl_align must be set to 1 or to the cache line size. When set to
146  * 1 no special alignment of DMA descriptors is done. If sc->sc_cl_align != 1
148  * of sc->sc_cl_align. This is needed on some hppa machines that have non DMA
152  * The MD frontend also has to set sc->sc_cl_align and sc->sc_sysbus
158  * if sc->sc_cl_align == 1 and aligned to a cache line if sc->sc_cl_align != 1.
572 	KASSERT(sc->sc_cl_align > 0 && powerof2(sc->sc_cl_align));
579 	sc->sc_scp_sz	= roundup2(sizeof(struct iee_scp), sc->sc_cl_align);
581 	sc->sc_iscp_sz	= roundup2(sizeof(struct iee_iscp), sc->sc_cl_align);
583 	sc->sc_scb_sz	= roundup2(sizeof(struct iee_scb), sc->sc_cl_align);
585 	sc->sc_rfd_sz	= roundup2(sizeof(struct iee_rfd), sc->sc_cl_align);
587 	sc->sc_rbd_sz	= roundup2(sizeof(struct iee_rbd), sc->sc_cl_align);
589 	sc->sc_cb_sz	= roundup2(sizeof(struct iee_cb), sc->sc_cl_align);
591 	sc->sc_tbd_sz	= roundup2(sizeof(struct iee_tbd), sc->sc_cl_align);