Home | History | Annotate | Download | only in radeon

Lines Matching refs:wm

962 					 struct rv515_watermark *wm,
974 		wm->lb_request_fifo_depth = 4;
991 		wm->num_line_pair.full = dfixed_const(2);
993 		wm->num_line_pair.full = dfixed_const(1);
998 	request_fifo_depth.full = dfixed_mul(a, wm->num_line_pair);
1001 		wm->lb_request_fifo_depth = 4;
1003 		wm->lb_request_fifo_depth = dfixed_trunc(request_fifo_depth);
1028 	wm->consumption_rate.full = dfixed_div(a, consumption_time);
1046 	wm->active_time.full = dfixed_mul(line_time, b);
1047 	wm->active_time.full = dfixed_div(wm->active_time, a);
1066 	if (dfixed_trunc(wm->num_line_pair) > 1) {
1068 		wm->worst_case_latency.full = dfixed_mul(a, chunk_time);
1069 		wm->worst_case_latency.full += read_delay_latency.full;
1071 		wm->worst_case_latency.full = chunk_time.full + read_delay_latency.full;
1084 	if ((2+wm->lb_request_fifo_depth) >= dfixed_trunc(request_fifo_depth)) {
1087 		tolerable_latency.full = dfixed_const(wm->lb_request_fifo_depth - 2);
1093 	wm->dbpp.full = dfixed_const(2 * 16);
1099 	wm->priority_mark_max.full = dfixed_const(crtc->base.mode.crtc_hdisplay);
1100 	wm->priority_mark_max.full = dfixed_div(wm->priority_mark_max, a);
1101 	wm->priority_mark_max.full = dfixed_ceil(wm->priority_mark_max);
1104 	estimated_width.full = tolerable_latency.full - wm->worst_case_latency.full;
1107 		wm->priority_mark.full = wm->priority_mark_max.full;
1110 		wm->priority_mark.full = dfixed_div(estimated_width, a);
1111 		wm->priority_mark.full = dfixed_ceil(wm->priority_mark);
1112 		wm->priority_mark.full = wm->priority_mark_max.full - wm->priority_mark.full;