HomeSort by: relevance | last modified time | path
    Searched defs:WR2 (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/arch/evbppc/wii/dev/
avenc.c 59 #define WR2 avenc_write_2
162 WR2(avenc_tag, avenc_addr, AVENC_VOLUME, val);
210 WR2(tag, addr, 0x05, 0);
211 WR2(tag, addr, 0x08, 0);
219 WR2(tag, addr, 0x08, 0);
bwdsp.c 83 #define WR2(sc, reg, val) \
254 WR2(sc, DSP_DMA_START_ADDR_H, phys_addr >> 16);
255 WR2(sc, DSP_DMA_START_ADDR_L, phys_addr & 0xffff);
256 WR2(sc, DSP_DMA_CONTROL_LENGTH,
259 WR2(sc, DSP_DMA_CONTROL_LENGTH, 0);
wiifb.c 124 #define WR2(sc, reg, val) \
224 WR2(sc, VI_DCR, VI_DCR_RST);
230 WR2(sc, VI_DCR, dcr);
242 WR2(sc, VI_VTR, 0x0f06);
249 WR2(sc, VI_DPV, 0x0000);
250 WR2(sc, VI_DPH, 0x0000);
253 WR2(sc, VI_VTR, 0x1e0c);
260 WR2(sc, VI_DPV, 0x0000);
261 WR2(sc, VI_DPH, 0x0000);
264 WR2(sc, VI_VTR, 0x11f5)
    [all...]
  /src/sys/arch/luna68k/dev/
sioreg.h 75 #define WR2 0x02
82 #define WR2A WR2 /* on channel A */
83 #define WR2B WR2 /* on channel B */
  /src/sys/arch/luna68k/stand/boot/
sioreg.h 94 #define WR2 0x02

Completed in 14 milliseconds