| /src/sys/external/bsd/drm2/dist/drm/radeon/ |
| radeon_asic.h | 282 bool crtc_enabled[2]; member in struct:rv515_mc_save
509 bool crtc_enabled[RADEON_MAX_CRTCS]; member in struct:evergreen_mc_save
|
| radeon_rv515.c | 305 u32 crtc_enabled, tmp, frame_count, blackout; local in function:rv515_mc_stop
315 crtc_enabled = RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i]) & AVIVO_CRTC_EN;
316 if (crtc_enabled) {
317 save->crtc_enabled[i] = true;
340 save->crtc_enabled[i] = false;
343 save->crtc_enabled[i] = false;
370 if (save->crtc_enabled[i]) {
414 if (save->crtc_enabled[i]) {
456 if (save->crtc_enabled[i]) {
|
| radeon_evergreen.c | 2671 u32 crtc_enabled, tmp, frame_count, blackout; local in function:evergreen_mc_stop
2684 crtc_enabled = RREG32(EVERGREEN_CRTC_CONTROL + crtc_offsets[i]) & EVERGREEN_CRTC_MASTER_EN;
2685 if (crtc_enabled) {
2686 save->crtc_enabled[i] = true;
2730 save->crtc_enabled[i] = false;
2733 save->crtc_enabled[i] = false;
2752 if (save->crtc_enabled[i]) {
2791 if (save->crtc_enabled[i]) {
2824 if (save->crtc_enabled[i]) {
|
| /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
| amdgpu_dce_v10_0.c | 490 int crtc_enabled, i; local in function:dce_v10_0_disable_dce
496 crtc_enabled = REG_GET_FIELD(RREG32(mmCRTC_CONTROL + crtc_offsets[i]),
498 if (crtc_enabled) {
|
| amdgpu_dce_v11_0.c | 516 int crtc_enabled, i; local in function:dce_v11_0_disable_dce
522 crtc_enabled = REG_GET_FIELD(RREG32(mmCRTC_CONTROL + crtc_offsets[i]),
524 if (crtc_enabled) {
|
| amdgpu_dce_v6_0.c | 386 int crtc_enabled, i; local in function:dce_v6_0_disable_dce
392 crtc_enabled = RREG32(mmCRTC_CONTROL + crtc_offsets[i]) &
394 if (crtc_enabled) {
|
| amdgpu_dce_v8_0.c | 430 int crtc_enabled, i; local in function:dce_v8_0_disable_dce
436 crtc_enabled = REG_GET_FIELD(RREG32(mmCRTC_CONTROL + crtc_offsets[i]),
438 if (crtc_enabled) {
|
