HomeSort by: relevance | last modified time | path
    Searched refs:A0 (Results 1 - 25 of 57) sorted by relevancy

1 2 3

  /src/sys/external/isc/libsodium/dist/src/libsodium/crypto_pwhash/argon2/
blamka-round-avx512f.h 17 #define G1_AVX512F(A0, B0, C0, D0, A1, B1, C1, D1) \
19 A0 = muladd(A0, B0); \
22 D0 = _mm512_xor_si512(D0, A0); \
38 #define G2_AVX512F(A0, B0, C0, D0, A1, B1, C1, D1) \
40 A0 = muladd(A0, B0); \
43 D0 = _mm512_xor_si512(D0, A0); \
59 #define DIAGONALIZE(A0, B0, C0, D0, A1, B1, C1, D1) \
71 #define UNDIAGONALIZE(A0, B0, C0, D0, A1, B1, C1, D1)
    [all...]
blamka-round-avx2.h 12 #define G1_AVX2(A0, A1, B0, B1, C0, C1, D0, D1) \
14 __m256i ml = _mm256_mul_epu32(A0, B0); \
16 A0 = _mm256_add_epi64(A0, _mm256_add_epi64(B0, ml)); \
17 D0 = _mm256_xor_si256(D0, A0); \
41 #define G2_AVX2(A0, A1, B0, B1, C0, C1, D0, D1) \
43 __m256i ml = _mm256_mul_epu32(A0, B0); \
45 A0 = _mm256_add_epi64(A0, _mm256_add_epi64(B0, ml)); \
46 D0 = _mm256_xor_si256(D0, A0); \
    [all...]
blamka-round-ssse3.h 31 #define G1(A0, B0, C0, D0, A1, B1, C1, D1) \
33 A0 = fBlaMka(A0, B0); \
36 D0 = _mm_xor_si128(D0, A0); \
52 #define G2(A0, B0, C0, D0, A1, B1, C1, D1) \
54 A0 = fBlaMka(A0, B0); \
57 D0 = _mm_xor_si128(D0, A0); \
73 #define DIAGONALIZE(A0, B0, C0, D0, A1, B1, C1, D1) \
90 #define UNDIAGONALIZE(A0, B0, C0, D0, A1, B1, C1, D1)
    [all...]
  /src/sys/arch/m68k/include/
reg.h 48 int r_regs[16]; /* D0-D7/A0-A7 */
76 #define A0 (8)
96 #define R1 A0
  /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
kirkwood-rd88f6281-a.dts 7 * This file contains the definitions for the board with the A0 or
16 model = "Marvell RD88f6281 Reference design, with A0 or higher SoC";
aspeed-bmc-opp-tacoma.dts 114 /*A0-A7*/ "","","","","","","","",
832 // Workaround for A0
837 // Workaround for A0
aspeed-ast2600-evb.dts 184 // Workaround for A0
aspeed-bmc-amd-ethanolx.dts 103 /*A0-A7*/ "","","FAULT_LED","CHASSIS_ID_LED","","","","",
aspeed-bmc-opp-nicole.dts 219 /*A0-A7*/ "","cfam-reset","","","","","fsi-mux","",
aspeed-bmc-opp-romulus.dts 235 /*A0-A7*/ "","cfam-reset","","","","","fsi-mux","",
aspeed-bmc-facebook-tiogapass.dts 123 /*A0-A7*/ "BMC_CPLD_FPGA_SEL","","","","","","","",
aspeed-bmc-inspur-nf5280m6.dts 142 /*A0-A7*/ "","MAC2LINK","BMC_RESET_CPLD","","BMC_SCL9","","MAC2MDC_R","",
  /src/sys/external/bsd/drm2/dist/drm/amd/display/include/
set_mode_types.h 66 uint8_t A0:1;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/modules/color/
color_gamma.h 47 unsigned int coeffFromUser :1; //coeff. A0-A3 from user is in use
48 unsigned int coeffFromEdid :1; //coeff. A0-A3 from edid is in use
64 int A0[3];
89 struct fixed31_32 a0; member in struct:translate_from_linear_space_args
  /src/sys/arch/m68k/m68k/
m68k_machdep.c 108 tf->tf_regs[A0] = 0;
m68k_syscall.c 239 * stubs properly handle returning pointers in %a0
249 * %a0 is preserved across system calls...
252 frame->f_regs[A0] = rval[0];
372 * %a0 is preserved across system calls...
375 frame->f_regs[A0] = rval[0];
sig_machdep.c 212 gr[_REG_A0] = frame->f_regs[A0];
352 frame->f_regs[A0] = gr[_REG_A0];
  /src/sys/external/gpl2/dts/dist/arch/mips/boot/dts/pic32/
pic32mzda_sk.dts 102 pins = "A6", "D4", "G13", "G12", "G14", "A7", "A0";
  /src/sys/arch/m68k/060sp/dist/
changes 51 was A0 or A1, the address register was not being updated as a result
  /src/sys/arch/m68k/fpsp/
fpsp.h 46 * movem.l d0-d1/a0-a1,USER_DA(a6)
76 * movem.l USER_DA(a6),d0-d1/a0-a1
95 * The registers d0, d1, a0, a1 and fp0-fp3 are always saved and
108 USER_DA equ LV+0 ;save space for D0-D1,A0-A1
111 USER_A0 equ LV+8 ;saved user A0
l_fpsp.h 57 * movem.l d0-d1/a0-a1,USER_DA(a6)
84 * movem.l USER_DA(a6),d0-d1/a0-a1
90 * Many 68K C compilers treat a0/a1/d0/d1/fp0/fp1 as scratch so
120 USER_DA equ LV+0 ;save space for D0-D1,A0-A1
123 USER_A0 equ LV+8 ;saved user A0
  /src/sys/arch/mac68k/mac68k/
macromasm.s 166 movl %sp@(4),%a0
187 movl %sp@(4),%a0
199 movl %sp@(4),%a0
213 lea %sp@(4),%a0
251 movl %sp@(4),%a0
261 movl %sp@(4),%a0
272 movl %sp@(4),%a0
289 movl %d2,%sp@- | Toolbox trap may alter %d0-%d2,%a0,%a1
290 | but C caller would save %d1,%a0,%a1
323 movl %sp@(4),%a0
    [all...]
  /src/libexec/ld.aout_so/
ld.so.vax.uue 13 MPZ`4H!A0%0?65\((4!3YT*D(4,&@%&A6U5<3&=!H4,%F4'[=4-U6^P//W/[7
258 M`S%K`3$Z!9J/3U#165`2`S&<`A0/T5F/1````!(#,<$!,1T%T5F/50```!(#
261 M```2`S'(`3&P!)J/<U#165`2`S&"`A0;T5F/<````!(#,5("T5F/<0```!(#
356 M49%1+Q(1UEJ0:E&142\3]A$%D5`O$P?65Y!G4!+TE5$2HM%8!A0@>`585I[O
445 M?P"``($`@@"#`(0`A0"&`(<`B`")`(H`BP",`(T`C@"/`)``D0"2`),`E`"5
468 M[VAR``#54!,#,4D!$3K0J!16T5=6'QC=5MU9W:@<T*@L4/L#8-!05A0#,2@!
675 M$@L\CP`$9SR/``A0!-!09]!0IDP\CP`(4-%1CP"````2$I[_XDH``%+1IBA2
928 M`'X```"3````@````(8```"!````F0```(0```"1````A0```(L```"'````
  /src/sys/arch/mips/mips/
spl.S 67 * a0 = SR bits to be cleared for this IPL
69 * Can only use a0-a3 and v0-v1
81 xor a0, v1 # disable ipl's masked bits
82 DYNAMIC_STATUS_MASK(a0,v0) # machine dependent masking
96 mtc0 a0, MIPS_COP_0_STATUS # store back
106 and a0, v1 # a1 contains bit that MBZ
107 3: bnez a0, 3b # loop forever
116 sltiu v0, a0, IPL_HIGH+1 # v0 = a0 <= IPL_HIGH
124 beq a0, a2, 2f # if same, nothing to d
    [all...]
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/ti/
k3-am65-iot2050-common.dtsi 409 "", "IO18-direction", "A4", "A2", "A1", "A0", "", "", "IO13",
445 "A0-pull", "A1-pull", "A2-pull", "A3-pull", "A4-pull",

Completed in 25 milliseconds

1 2 3