HomeSort by: relevance | last modified time | path
    Searched defs:T0_OWN (Results 1 - 9 of 9) sorted by relevancy

  /src/sys/arch/sandpoint/stand/altboot/
kse.c 61 #define T0_OWN (1U<<31) /* desc is ready to Tx */
197 txd->xd0 = htole32(T0_OWN);
203 if ((txstat & T0_OWN) == 0)
sme.c 59 #define T0_OWN (1U<<31) /* */
195 txd->xd0 = htole32(T0_OWN | (len & T0_FL) << 16);
203 if ((txstat & T0_OWN) == 0)
tlp.c 59 #define T0_OWN (1U<<31) /* desc is ready to tx */
78 #define TDR_CSR1 0x08 /* T0_OWN poll demand */
213 txd->xd0 = htole32(T0_OWN);
219 if ((txstat & T0_OWN) == 0)
nvt.c 63 #define T0_OWN (1U << 31) /* 1: loaded for HW to send */
257 txd->xd0 = htole32(T0_OWN);
262 if ((le32toh(txd->xd0) & T0_OWN) == 0)
rge.c 63 #define T0_OWN 0x80000000 /* loaded for HW to send */
252 txd->xd0 |= htole32(T0_OWN | T0_FS | T0_LS | (len & T0_FRMASK));
257 if ((le32toh(txd->xd0) & T0_OWN) == 0)
vge.c 70 #define T0_OWN (1U << 31) /* 1: loaded for HW to send */
328 txd->t0 = htole32(T0_OWN | len << 16);
333 if ((le32toh(txd->t0) & T0_OWN) == 0)
  /src/sys/arch/cobalt/stand/boot/
tlp.c 64 #define T0_OWN (1U<<31) /* desc is ready to tx */
276 txd->xd0 = htole32(T0_OWN);
312 txd->xd0 = htole32(T0_OWN);
318 if ((le32toh(txd->xd0) & T0_OWN) == 0)
  /src/sys/dev/pci/
if_kse.c 161 #define T0_OWN (1U<<31) /* desc is ready to Tx */
984 tdes0 = 0; /* to postpone 1st segment T0_OWN write */
1000 tdes0 = T0_OWN; /* 2nd and other segments */
1019 /* Write deferred 1st segment T0_OWN at the final stage */
1022 sc->sc_txdescs[sc->sc_txnext].t0 = T0_OWN;
1306 if (txstat & T0_OWN) /* desc is still in use */
  /src/sys/arch/arm/sociox/
if_scx.c 85 #define T0_OWN (1U<<31) /* desc is ready to Tx */
1426 tdes0 = 0; /* to postpone 1st segment T0_OWN write */
1447 tdes0 = T0_OWN; /* 2nd and other segments */
1454 /* Write deferred 1st segment T0_OWN at the final stage */
1456 sc->sc_txdescs[sc->sc_txnext].t0 |= htole32(T0_FS | T0_OWN);
1579 if (txstat & T0_OWN) /* desc is still in use */

Completed in 19 milliseconds