HomeSort by: relevance | last modified time | path
    Searched defs:DEBUG_INTR (Results 1 - 11 of 11) sorted by relevancy

  /src/sys/arch/hpcmips/vr/
vrpmu.c 53 #define DEBUG_INTR 0x2 /* intr */
273 DDUMP_INTR2(DEBUG_INTR, intstat1, intstat2);
vrgiu.c 67 #define DEBUG_INTR 2
540 DPRINTF(DEBUG_INTR, ("%s: port %d ", device_xname(sc->sc_dev), port));
558 DPRINTF(DEBUG_INTR, ("[%s->",reg & mask ? "edge" : "level"));
560 DPRINTF(DEBUG_INTR, ("edge]"));
563 DPRINTF(DEBUG_INTR, ("level]"));
571 DPRINTF(DEBUG_INTR, ("[%s->",reg & mask ? "high" : "low"));
573 DPRINTF(DEBUG_INTR, ("high]"));
576 DPRINTF(DEBUG_INTR, ("low]"));
583 DPRINTF(DEBUG_INTR, ("[%s->",reg & mask ? "hold" : "through"));
585 DPRINTF(DEBUG_INTR, ("hold]"))
    [all...]
  /src/sys/dev/ic/
siisatavar.h 62 #define DEBUG_INTR 0x01
ahcisatavar.h 32 #define DEBUG_INTR 0x01
wdc.c 162 #define DEBUG_INTR 0x01
893 DEBUG_INTR);
902 ATADEBUG_PRINT(("wdcintr: inactive controller\n"), DEBUG_INTR);
917 DEBUG_INTR);
921 ATADEBUG_PRINT(("wdcintr\n"), DEBUG_INTR);
1542 xfer->c_drive), DEBUG_INTR);
mvsata.c 100 #define DEBUG_INTR 0x01
414 DPRINTF(DEBUG_INTR, ("%s:%d: mvsata_intr: cause=0x%08x\n",
490 DPRINTF(DEBUG_INTR, ("%s:%d:%d:"
509 DPRINTF(DEBUG_INTR, (" device connected\n"));
528 DPRINTF(DEBUG_INTR,
  /src/sys/arch/emips/ebus/
icap_ebus.c 51 #define DEBUG_INTR 0x01
367 DEBUG_PRINT(("i %x\n",isr), DEBUG_INTR);
ace_ebus.c 276 #define DEBUG_INTR 0x01
flash_ebus.c 79 #define DEBUG_INTR 0x01
  /src/sys/dev/ata/
ata_wdc.c 89 #define DEBUG_INTR 0x01
351 DEBUG_INTR | DEBUG_XFERS);
638 DEBUG_INTR | DEBUG_XFERS);
  /src/sys/dev/scsipi/
atapi_wdc.c 64 #define DEBUG_INTR 0x01
751 DEBUG_INTR);
848 len, ATACH_ST(tfd), ATACH_ERR(tfd), ire), DEBUG_INTR);
853 ATADEBUG_PRINT(("PHASE_CMDOUT\n"), DEBUG_INTR);
899 ATADEBUG_PRINT(("PHASE_DATAOUT\n"), DEBUG_INTR);
953 ATADEBUG_PRINT(("PHASE_DATAIN\n"), DEBUG_INTR);
1006 ATADEBUG_PRINT(("PHASE_COMPLETED\n"), DEBUG_INTR);
1047 DEBUG_INTR);
1141 sc_xfer->sense.atapi_sense), DEBUG_INTR);

Completed in 47 milliseconds