HomeSort by: relevance | last modified time | path
    Searched defs:power_state (Results 1 - 18 of 18) sorted by relevancy

  /src/sys/dev/hpc/
hpcapm.c 82 volatile int power_state; member in struct:apmhpc_softc
124 sc->power_state = APM_SYS_READY;
179 if (sc->power_state != APM_SYS_STANDBY) {
186 if (sc->power_state != APM_SYS_SUSPEND) {
318 sc->power_state = APM_SYS_READY;
326 sc->power_state = APM_SYS_STANDBY;
340 sc->power_state = APM_SYS_SUSPEND;
350 sc->power_state = APM_SYS_OFF;
415 sc->power_state = APM_SYS_READY;
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/
smu_v11_0.h 132 enum smu_11_0_power_state power_state; member in struct:smu_11_0_power_context
  /src/sys/arch/zaurus/dev/
zapm.c 71 volatile int power_state; member in struct:zapm_softc
170 sc->power_state = APM_SYS_READY;
225 if (sc->power_state != APM_SYS_STANDBY) {
232 if (sc->power_state != APM_SYS_SUSPEND) {
368 sc->power_state = APM_SYS_READY;
382 sc->power_state = APM_SYS_OFF;
452 sc->power_state = APM_SYS_READY;
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_pm.c 69 if (rdev->pm.power_state[i].type == ps_type) {
199 sclk = rdev->pm.power_state[rdev->pm.requested_power_state_index].
213 mclk = rdev->pm.power_state[rdev->pm.requested_power_state_index].
216 mclk = rdev->pm.power_state[rdev->pm.requested_power_state_index].
341 struct radeon_power_state *power_state; local in function:radeon_pm_print_states
346 power_state = &rdev->pm.power_state[i];
348 radeon_pm_state_type_name[power_state->type]);
352 DRM_DEBUG_DRIVER("\t%d PCIE Lanes\n", power_state->pcie_lanes);
353 if (power_state->flags & RADEON_PM_STATE_SINGLE_DISPLAY_ONLY
    [all...]
radeon_rs780_dpm.c 799 union pplib_power_state *power_state; local in function:rs780_parse_power_table
820 power_state = (union pplib_power_state *)
827 (power_state->v1.ucNonClockStateIndex *
833 (power_state->v1.ucClockStateIndices[0] *
radeon_kv_dpm.c 2643 union pplib_power_state *power_state; local in function:kv_parse_power_table
2679 power_state = (union pplib_power_state *)power_state_offset;
2680 non_clock_array_index = power_state->v2.nonClockInfoIndex;
2683 if (!rdev->pm.power_state[i].clock_info)
2692 idx = (u8 *)&power_state->v2.clockInfoIndex[0];
2693 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
2710 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
radeon_rv6xx_dpm.c 1881 union pplib_power_state *power_state; local in function:rv6xx_parse_power_table
1902 power_state = (union pplib_power_state *)
1909 (power_state->v1.ucNonClockStateIndex *
1921 idx = (u8 *)&power_state->v1.ucClockStateIndices[0];
radeon_rv770_dpm.c 2275 union pplib_power_state *power_state; local in function:rv7xx_parse_power_table
2296 power_state = (union pplib_power_state *)
2303 (power_state->v1.ucNonClockStateIndex *
2316 idx = (u8 *)&power_state->v1.ucClockStateIndices[0];
radeon_sumo_dpm.c 1461 union pplib_power_state *power_state; local in function:sumo_parse_power_table
1497 power_state = (union pplib_power_state *)power_state_offset;
1498 non_clock_array_index = power_state->v2.nonClockInfoIndex;
1501 if (!rdev->pm.power_state[i].clock_info)
1510 idx = (u8 *)&power_state->v2.clockInfoIndex[0];
1511 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
1527 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
radeon_trinity_dpm.c 1738 union pplib_power_state *power_state; local in function:trinity_parse_power_table
1774 power_state = (union pplib_power_state *)power_state_offset;
1775 non_clock_array_index = power_state->v2.nonClockInfoIndex;
1778 if (!rdev->pm.power_state[i].clock_info)
1787 idx = (u8 *)&power_state->v2.clockInfoIndex[0];
1788 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
1805 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
radeon_atombios.c 2052 rdev->pm.power_state[state_index].misc = misc;
2053 rdev->pm.power_state[state_index].misc2 = misc2;
2056 rdev->pm.power_state[state_index].type =
2059 rdev->pm.power_state[state_index].type =
2062 rdev->pm.power_state[state_index].type =
2065 rdev->pm.power_state[state_index].type =
2068 rdev->pm.power_state[state_index].type =
2070 rdev->pm.power_state[state_index].flags &=
2074 rdev->pm.power_state[state_index].type =
2077 rdev->pm.power_state[state_index].type
2573 union pplib_power_state *power_state; local in function:radeon_atombios_parse_power_table_4_5
2663 union pplib_power_state *power_state; local in function:radeon_atombios_parse_power_table_6
    [all...]
radeon_ni_dpm.c 3993 union pplib_power_state *power_state; local in function:ni_parse_power_table
4014 power_state = (union pplib_power_state *)
4021 (power_state->v1.ucNonClockStateIndex *
4034 idx = (u8 *)&power_state->v1.ucClockStateIndices[0];
radeon_ci_dpm.c 5553 union pplib_power_state *power_state; local in function:ci_parse_power_table
5589 power_state = (union pplib_power_state *)power_state_offset;
5590 non_clock_array_index = power_state->v2.nonClockInfoIndex;
5593 if (!rdev->pm.power_state[i].clock_info)
5605 idx = (u8 *)&power_state->v2.clockInfoIndex[0];
5606 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
5620 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
radeon_si_dpm.c 6815 union pplib_power_state *power_state; local in function:si_parse_power_table
6851 power_state = (union pplib_power_state *)power_state_offset;
6852 non_clock_array_index = power_state->v2.nonClockInfoIndex;
6855 if (!rdev->pm.power_state[i].clock_info)
6867 idx = (u8 *)&power_state->v2.clockInfoIndex[0];
6868 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
6882 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
radeon.h 1655 struct radeon_power_state *power_state; member in struct:radeon_pm
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_kv_dpm.c 2711 union pplib_power_state *power_state; local in function:kv_parse_power_table
2749 power_state = (union pplib_power_state *)power_state_offset;
2750 non_clock_array_index = power_state->v2.nonClockInfoIndex;
2760 idx = (u8 *)&power_state->v2.clockInfoIndex[0];
2761 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
2778 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
amdgpu_si_dpm.c 7222 union pplib_power_state *power_state; local in function:si_parse_power_table
7260 power_state = (union pplib_power_state *)power_state_offset;
7261 non_clock_array_index = power_state->v2.nonClockInfoIndex;
7274 idx = (u8 *)&power_state->v2.clockInfoIndex[0];
7275 for (j = 0; j < power_state->v2.ucNumDPMLevels; j++) {
7289 power_state_offset += 2 + power_state->v2.ucNumDPMLevels;
  /src/sys/dev/acpi/
qcompas.c 1341 uint32_t power_state; member in struct:battmgr_bat_status
1579 if ((bat->power_state & BATTMGR_PWR_STATE_AC_ON) !=
1582 (bat->power_state & BATTMGR_PWR_STATE_AC_ON) != 0 ?
1586 (bat->power_state & BATTMGR_PWR_STATE_AC_ON) == 0 ?
1590 sc->sc_power_state = bat->power_state;
1592 (bat->power_state & BATTMGR_PWR_STATE_AC_ON) != 0;

Completed in 50 milliseconds