| /xsrc/external/mit/MesaLib/dist/src/amd/common/ |
| H A D | ac_binary.c | 43 uint32_t scratch_size = 0; local in function:ac_parse_shader_binary_config
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/r600/sfn/ |
| H A D | sfn_nir.h | 108 int scratch_size; member in class:r600::ShaderFromNir
|
| H A D | sfn_instruction_fetch.cpp | 196 FetchInstruction::FetchInstruction(GPRVector dst, PValue src, int scratch_size): argument
299 LoadFromScratch::LoadFromScratch(GPRVector dst, PValue src, int scratch_size): argument
|
| H A D | sfn_shader_base.cpp | 59 ShaderFromNirProcessor(pipe_shader_type ptype,r600_pipe_shader_selector & sel,r600_shader & sh_info,int scratch_size,enum chip_class chip_class,int atomic_base) argument
|
| /xsrc/external/mit/MesaLib.old/dist/src/gallium/drivers/radeonsi/ |
| H A D | si_cp_dma.c | 269 unsigned scratch_size = SI_CPDMA_ALIGNMENT * 2; local in function:si_cp_dma_realign_engine
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/drivers/radeonsi/ |
| H A D | si_cp_dma.c | 249 unsigned scratch_size = SI_CPDMA_ALIGNMENT * 2; local in function:si_cp_dma_realign_engine
|
| H A D | si_state_draw.cpp | 311 unsigned scratch_size = 0; local in function:si_update_shaders
[all...] |
| /xsrc/external/mit/MesaLib/dist/src/amd/compiler/ |
| H A D | aco_instruction_selection_setup.cpp | 897 unsigned scratch_size = 0; local in function:aco::setup_isel_context
|
| /xsrc/external/mit/libICE/dist/include/X11/ICE/ |
| H A D | ICEconn.h | 163 unsigned long scratch_size; /* scratch size */ member in struct:_IceConn
|
| /xsrc/external/mit/MesaLib/dist/src/gallium/auxiliary/gallivm/ |
| H A D | lp_bld_nir.h | 236 unsigned scratch_size; member in struct:lp_build_nir_soa_context
|
| H A D | lp_bld_nir_soa.c | 2270 get_scratch_thread_offsets(struct gallivm_state * gallivm,struct lp_type type,unsigned scratch_size) argument
|
| /xsrc/external/mit/MesaLib.old/dist/src/amd/vulkan/ |
| H A D | radv_device.c | 2448 radv_get_preamble_cs(struct radv_queue * queue,uint32_t scratch_size,uint32_t compute_scratch_size,uint32_t esgs_ring_size,uint32_t gsvs_ring_size,bool needs_tess_rings,bool needs_sample_positions,struct radeon_cmdbuf ** initial_full_flush_preamble_cs,struct radeon_cmdbuf ** initial_preamble_cs,struct radeon_cmdbuf ** continue_preamble_cs) argument
2918 uint32_t scratch_size = 0; local in function:radv_QueueSubmit
[all...] |
| H A D | radv_private.h | 646 uint32_t scratch_size; member in struct:radv_queue
|
| /xsrc/external/mit/MesaLib/dist/src/amd/vulkan/ |
| H A D | radv_device.c | 3820 uint32_t scratch_size = scratch_size_per_wave * scratch_waves; local in function:radv_get_preamble_cs
|
| /xsrc/external/mit/MesaLib.old/dist/src/compiler/nir/ |
| H A D | nir.h | 2602 unsigned scratch_size; member in struct:nir_shader
|
| /xsrc/external/mit/MesaLib/dist/src/compiler/nir/ |
| H A D | nir.h | 3824 unsigned scratch_size; member in struct:nir_shader
|