| /src/sys/arch/i386/pci/ |
| piixpcib.c | 397 uint8_t state, state2; local in function:speedstep_sysctl_helper
423 state2 = piixpcib_get(sc);
424 if (state2 == PIIXPCIB_SPEEDSTEP_HIGH)
432 state2 = PIIXPCIB_SPEEDSTEP_LOW;
434 state2 = PIIXPCIB_SPEEDSTEP_HIGH;
436 error = piixpcib_set(sc, state2);
|
| /src/sys/dev/pci/qat/ |
| qat_hw17.c | 369 uint8_t *state1, *state2; local in function:qat_hw17_crypto_setup_auth_desc
391 state2 = auth->max.state1 + auth_cd_ctrl->inner_state1_sz;
392 qat_crypto_hmac_precompute(desc, cria, hash_def, state1, state2);
|
| qat_hw15.c | 575 uint8_t *state1, *state2; local in function:qat_crypto_setup_auth_desc
618 state2 = state1 + auth_hdr->inner_state1_sz;
629 memset(state2 + state_size, 0, state2_pad_len);
635 qat_crypto_hmac_precompute(desc, cria, hash_def, state1, state2);
|
| qatreg.h | 1424 uint8_t state2[HW_SHA512_STATE2_SZ]; member in struct:hw_auth_sha512
1425 /* Slice state2 variable */
|
| /src/games/atc/ |
| input.c | 148 state2[] = { { 'l', 6, " left", left }, variable in typeref:typename:RULE[][][]
205 DEF_STATE(state0), DEF_STATE(state1), DEF_STATE(state2),
|
| /src/sys/arch/arm/nvidia/ |
| tegra_drm_mode.c | 1001 uint32_t state2 = local in function:tegra_encoder_mode_set
1007 state2 |= HDMI_NV_PDISP_SOR_STATE2_ASY_HSYNCPOL;
1009 state2 |= HDMI_NV_PDISP_SOR_STATE2_ASY_VSYNCPOL;
1010 HDMI_WRITE(tegra_encoder, HDMI_NV_PDISP_SOR_STATE2_REG, state2);
|
| /src/sys/arch/x86/pci/ |
| ichlpcib.c | 752 uint8_t state, state2; local in function:speedstep_sysctl_helper
782 state2 = SS_READ(sc, PMC_PM_SS_CNTL);
783 if ((state2 & PMC_PM_SS_STATE_LOW) == 0)
792 state2 |= PMC_PM_SS_STATE_LOW;
794 state2 &= ~PMC_PM_SS_STATE_LOW;
801 SS_WRITE(sc, PMC_PM_SS_CNTL, state2);
|
| /src/sys/external/bsd/drm2/dist/drm/i915/gt/ |
| intel_rps.c | 1149 unsigned long t, corr, state1, corr2, state2; local in function:__ips_gfx_val
1175 state2 = corr2 * state1 / 10000;
1176 state2 /= 100; /* convert to mW */
1180 return ips->gfx_power + state2;
|
