HomeSort by: relevance | last modified time | path
    Searched refs:AR_DIAG_SW (Results 1 - 23 of 23) sorted by relevancy

  /src/sys/external/isc/atheros_hal/dist/ar5211/
ar5211_recv.c 71 , OS_REG_READ(ah, AR_DIAG_SW)
86 OS_REG_WRITE(ah, AR_DIAG_SW,
87 OS_REG_READ(ah, AR_DIAG_SW) & ~(AR_DIAG_SW_DIS_RX));
96 OS_REG_WRITE(ah, AR_DIAG_SW,
97 OS_REG_READ(ah, AR_DIAG_SW) | AR_DIAG_SW_DIS_RX);
ar5211_reset.c 367 OS_REG_WRITE(ah, AR_DIAG_SW,
368 OS_REG_READ(ah, AR_DIAG_SW) | AR5311_DIAG_SW_USE_ECO);
547 OS_REG_WRITE(ah, AR_DIAG_SW, AH_PRIVATE(ah)->ah_diagreg);
ar5211_misc.c 652 OS_REG_WRITE(ah, AR_DIAG_SW, AH_PRIVATE(ah)->ah_diagreg);
ar5211reg.h 256 #define AR_DIAG_SW 0x8048 /* PCU control register */
  /src/sys/external/isc/atheros_hal/dist/ar5210/
ar5210_recv.c 74 ath_hal_printf(ah, "AR_DIAG_SW=0x%x\n", OS_REG_READ(ah, AR_DIAG_SW));
85 OS_REG_WRITE(ah, AR_DIAG_SW,
86 OS_REG_READ(ah, AR_DIAG_SW) & ~(AR_DIAG_SW_DIS_RX));
95 OS_REG_WRITE(ah, AR_DIAG_SW,
96 OS_REG_READ(ah, AR_DIAG_SW) | AR_DIAG_SW_DIS_RX);
ar5210_reset.c 192 OS_REG_WRITE(ah, AR_DIAG_SW, 0);
291 OS_REG_WRITE(ah, AR_DIAG_SW, AH_PRIVATE(ah)->ah_diagreg);
462 OS_REG_WRITE(ah, AR_DIAG_SW,
463 OS_REG_READ(ah, AR_DIAG_SW) | (AR_DIAG_SW_DIS_TX | AR_DIAG_SW_DIS_RX));
559 OS_REG_WRITE(ah, AR_DIAG_SW,
560 OS_REG_READ(ah, AR_DIAG_SW) & ~(AR_DIAG_SW_DIS_TX | AR_DIAG_SW_DIS_RX));
ar5210reg.h 93 #define AR_DIAG_SW 0x8068 /* PCU control */
ar5210_misc.c 605 OS_REG_WRITE(ah, AR_DIAG_SW, AH_PRIVATE(ah)->ah_diagreg);
  /src/sys/external/isc/atheros_hal/dist/ar5212/
ar5212_recv.c 69 OS_REG_READ(ah, AR_DIAG_SW));
85 OS_REG_WRITE(ah, AR_DIAG_SW,
86 OS_REG_READ(ah, AR_DIAG_SW) &~ AR_DIAG_RX_DIS);
98 OS_REG_WRITE(ah, AR_DIAG_SW,
99 OS_REG_READ(ah, AR_DIAG_SW) | AR_DIAG_RX_DIS);
ar5212_xmit.c 620 OS_REG_SET_BIT(ah, AR_DIAG_SW, AR_DIAG_CHAN_IDLE);
640 OS_REG_CLR_BIT(ah, AR_DIAG_SW, AR_DIAG_CHAN_IDLE);
ar5212_misc.c 952 OS_REG_WRITE(ah, AR_DIAG_SW, AH_PRIVATE(ah)->ah_diagreg);
ar5212reg.h 269 #define AR_DIAG_SW 0x8048 /* MAC PCU control register */
ar5212_reset.c 667 OS_REG_WRITE(ah, AR_DIAG_SW, AH_PRIVATE(ah)->ah_diagreg);
  /src/sys/external/isc/atheros_hal/dist/ar5416/
ar5416_misc.c 231 val = OS_REG_READ(ah, AR_DIAG_SW);
256 OS_REG_SET_BIT(ah, AR_DIAG_SW, AR_DIAG_RXCLEAR_CTL_LOW);
258 OS_REG_CLR_BIT(ah, AR_DIAG_SW, AR_DIAG_RXCLEAR_CTL_LOW);
262 OS_REG_SET_BIT(ah, AR_DIAG_SW, AR_DIAG_RXCLEAR_EXT_LOW);
264 OS_REG_CLR_BIT(ah, AR_DIAG_SW, AR_DIAG_RXCLEAR_EXT_LOW);
ar5416_recv.c 45 OS_REG_CLR_BIT(ah, AR_DIAG_SW, AR_DIAG_RX_DIS | AR_DIAG_RX_ABORT);
55 OS_REG_SET_BIT(ah, AR_DIAG_SW, AR_DIAG_RX_DIS | AR_DIAG_RX_ABORT);
ar9285_attach.c 318 OS_REG_SET_BIT(ah, AR_DIAG_SW, (AR_DIAG_RX_DIS | AR_DIAG_RX_ABORT));
ar5416_xmit.c 93 OS_REG_SET_BIT(ah, AR_DIAG_SW, AR_DIAG_CHAN_IDLE);
110 OS_REG_CLR_BIT(ah, AR_DIAG_SW, AR_DIAG_CHAN_IDLE);
ar5416_reset.c 635 OS_REG_WRITE(ah, AR_DIAG_SW, AH_PRIVATE(ah)->ah_diagreg);
  /src/sys/dev/ic/
athn.c 515 AR_SETBITS(sc, AR_DIAG_SW, AR_DIAG_ENCRYPT_DIS | AR_DIAG_DECRYPT_DIS);
518 AR_CLRBITS(sc, AR_DIAG_SW, AR_DIAG_RX_DIS | AR_DIAG_RX_ABORT);
966 AR_SETBITS(sc, AR_DIAG_SW, AR_DIAG_RX_DIS | AR_DIAG_RX_ABORT);
1797 AR_SETBITS(sc, AR_DIAG_SW, AR_DIAG_RX_DIS | AR_DIAG_RX_ABORT);
1804 AR_CLRBITS(sc, AR_DIAG_SW, AR_DIAG_RX_DIS | AR_DIAG_RX_ABORT);
1864 AR_SETBITS(sc, AR_DIAG_SW, AR_DIAG_FORCE_CH_IDLE_HIGH);
1876 AR_CLRBITS(sc, AR_DIAG_SW, AR_DIAG_FORCE_CH_IDLE_HIGH);
2976 AR_SETBITS(sc, AR_DIAG_SW, AR_DIAG_RX_DIS | AR_DIAG_RX_ABORT);
athnreg.h 144 #define AR_DIAG_SW 0x8048
1017 /* Bits for AR_DIAG_SW. */
arn5008.c 2461 AR_SETBITS(sc, AR_DIAG_SW, AR_DIAG_RX_DIS | AR_DIAG_RX_ABORT);
arn9003.c 3286 AR_SETBITS(sc, AR_DIAG_SW, AR_DIAG_RX_DIS | AR_DIAG_RX_ABORT);
  /src/sys/external/isc/atheros_hal/dist/ar5312/
ar5312_reset.c 582 OS_REG_WRITE(ah, AR_DIAG_SW, AH_PRIVATE(ah)->ah_diagreg);

Completed in 36 milliseconds