HomeSort by: relevance | last modified time | path
    Searched refs:CLK_TOP_F_MP0_PLL1 (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
mt2712-clk.h 70 #define CLK_TOP_F_MP0_PLL1 37
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/mediatek/
mt2712e.dtsi 90 <&topckgen CLK_TOP_F_MP0_PLL1>;
103 <&topckgen CLK_TOP_F_MP0_PLL1>;

Completed in 13 milliseconds