Searched refs:CLK_VPP0_SMI_RSI (Results 1 - 4 of 4) sorted by relevance

/src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
H A Dmediatek,mt8188-clk.h389 #define CLK_VPP0_SMI_RSI 28 macro
H A Dmt8195-clk.h463 #define CLK_VPP0_SMI_RSI 28 macro
/src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/mediatek/
H A Dmt8195.dtsi602 <&vppsys0 CLK_VPP0_SMI_RSI>,
2178 <&vppsys0 CLK_VPP0_SMI_RSI>,
2179 <&vppsys0 CLK_VPP0_SMI_RSI>;
H A Dmt8188.dtsi1011 <&vppsys0 CLK_VPP0_SMI_RSI>,

Completed in 12 milliseconds