HomeSort by: relevance | last modified time | path
    Searched refs:CLK_WRITE (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/arch/mvme68k/stand/sboot/
clockreg.h 58 #define CLK_WRITE 0x80 /* want to write */
  /src/sys/arch/arm/amlogic/
meson_clk_gate.c 58 CLK_WRITE(sc, gate->reg, val);
mesong12_clkc.c 1352 CLK_WRITE(sc, clk->u.mux.reg, val & ~__BIT(11));
1360 CLK_WRITE(sc, reg_cntl0, val | MESON_PLL_CNTL_REG_RST);
1362 CLK_WRITE(sc, reg_cntl0, val & ~MESON_PLL_CNTL_REG_EN);
1365 CLK_WRITE(sc, reg_cntl0 + CBUS_REG(1), 0x00000000);
1366 CLK_WRITE(sc, reg_cntl0 + CBUS_REG(2), 0x00000000);
1367 CLK_WRITE(sc, reg_cntl0 + CBUS_REG(3), 0x48681c00);
1368 CLK_WRITE(sc, reg_cntl0 + CBUS_REG(4), 0x88770290);
1369 CLK_WRITE(sc, reg_cntl0 + CBUS_REG(5), 0x39272000);
1380 CLK_WRITE(sc, reg_cntl0, val);
1384 CLK_WRITE(sc, reg_cntl0, val | MESON_PLL_CNTL_REG_RST)
    [all...]
meson8b_clkc.c 159 CLK_WRITE(sc, HHI_SYS_CPU_CLK_CNTL0, cntl0);
165 CLK_WRITE(sc, HHI_SYS_PLL_CNTL, cntl);
169 CLK_WRITE(sc, HHI_SYS_CPU_CLK_CNTL0, cntl0);
meson_clk_div.c 129 CLK_WRITE(sc, div->reg, val);
meson_clk.c 78 CLK_WRITE(sc, reset->reg, val | reset->mask);
92 CLK_WRITE(sc, reset->reg, val & ~reset->mask);
meson_clk.h 391 #define CLK_WRITE meson_clk_write
397 CLK_WRITE((sc), (reg), _cwb_tmp_); \

Completed in 17 milliseconds