HomeSort by: relevance | last modified time | path
    Searched refs:CPU_ISSUN4V (Results 1 - 11 of 11) sorted by relevancy

  /src/sys/arch/sparc64/include/
pte.h 270 (CPU_ISSUN4V ? SUN4V_TSB_DATA(g,sz,pa,priv,write,cache,aliased,valid,ie,wc) : \
273 #define TLB_EXEC (CPU_ISSUN4V ? SUN4V_TLB_EXEC : SUN4U_TLB_EXEC)
274 #define TLB_V (CPU_ISSUN4V ? SUN4V_TLB_V : SUN4U_TLB_V)
275 #define TLB_PA_MASK (CPU_ISSUN4V ? SUN4V_TLB_PA_MASK : SUN4U_TLB_PA_MASK)
276 #define TLB_CP (CPU_ISSUN4V ? SUN4V_TLB_CP : SUN4U_TLB_CP)
277 #define TLB_P (CPU_ISSUN4V ? SUN4V_TLB_P : SUN4U_TLB_P)
278 #define TLB_W (CPU_ISSUN4V ? SUN4V_TLB_W : SUN4U_TLB_W)
279 #define TLB_ACCESS (CPU_ISSUN4V ? SUN4V_TLB_ACCESS : SUN4U_TLB_ACCESS)
280 #define TLB_MODIFY (CPU_ISSUN4V ? SUN4V_TLB_MODIFY : SUN4U_TLB_MODIFY)
281 #define TLB_REAL_W (CPU_ISSUN4V ? SUN4V_TLB_REAL_W : SUN4U_TLB_REAL_W
    [all...]
param.h 239 #define CPU_ISSUN4V (cputyp == CPU_SUN4V)
243 #define CPU_ISSUN4V (0)
  /src/sys/arch/sparc64/sparc64/
cache.c 107 if (CPU_ISSUN4US || CPU_ISSUN4V) {
133 if (CPU_ISSUN4V) {
cpu.c 143 if (CPU_ISSUN4V) {
192 if (CPU_ISSUN4V)
201 if (CPU_ISSUN4V)
210 if (CPU_ISSUN4V)
219 if (CPU_ISSUN4V) {
232 if (CPU_ISSUN4V)
241 if (CPU_ISSUN4V)
250 if (CPU_ISSUN4V)
259 if (CPU_ISSUN4V) {
272 if (CPU_ISSUN4V)
    [all...]
ipifuncs.c 184 if (CPU_ISSUN4V) {
200 if (CPU_ISSUN4V)
autoconf.c 381 if (CPU_ISSUN4V) {
534 if (CPU_ISSUN4V)
1227 if (CPU_ISSUN4V && device_is_a(busdev, "vdsk")) {
pmap.c 166 if (!CPU_ISSUN4V)
563 if (CPU_ISSUN4V)
727 if (CPU_ISSUN4V)
754 if (CPU_ISSUN4V) {
1197 if (CPU_ISSUN4V) {
1284 if (CPU_ISSUN4V) {
3433 if (CPU_ISSUN4US || CPU_ISSUN4V)
trap.c 711 if (!CPU_ISSUN4V) {
721 if (!CPU_ISSUN4V) {
741 if (!CPU_ISSUN4V) {
machdep.c 351 if ( CPU_ISSUN4V ) {
2282 if (!CPU_ISSUN4V) {
  /src/sys/arch/sparc64/dev/
iommu.c 190 if (!CPU_ISSUN4V) {
252 if (CPU_ISSUN4V)
300 if (!CPU_ISSUN4V)
399 if (!CPU_ISSUN4V)
ebus_mainbus.c 282 if (CPU_ISSUN4V) {

Completed in 20 milliseconds