HomeSort by: relevance | last modified time | path
    Searched refs:DMA1_REGISTER_OFFSET (Results 1 - 10 of 10) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_ni_dma.c 69 reg = DMA_RB_RPTR + DMA1_REGISTER_OFFSET;
93 reg = DMA_RB_WPTR + DMA1_REGISTER_OFFSET;
114 reg = DMA_RB_WPTR + DMA1_REGISTER_OFFSET;
176 rb_cntl = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET);
178 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, rb_cntl);
207 reg_offset = DMA1_REGISTER_OFFSET;
radeon_ni.c 878 case (DMA_STATUS_REG + DMA1_REGISTER_OFFSET):
1140 WREG32(DMA_TILING_CONFIG + DMA1_REGISTER_OFFSET, gb_addr_config);
1781 tmp = RREG32(DMA_STATUS_REG + DMA1_REGISTER_OFFSET);
1864 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET);
1866 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp);
radeon_si.c 1330 case (DMA_STATUS_REG + DMA1_REGISTER_OFFSET):
3290 WREG32(DMA_TILING_CONFIG + DMA1_REGISTER_OFFSET, gb_addr_config);
3814 tmp = RREG32(DMA_STATUS_REG + DMA1_REGISTER_OFFSET);
3897 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET);
3899 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp);
4062 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET);
4064 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp);
5548 offset = DMA1_REGISTER_OFFSET;
5560 offset = DMA1_REGISTER_OFFSET;
5967 tmp = RREG32(DMA_CNTL + DMA1_REGISTER_OFFSET) & ~TRAP_ENABLE
    [all...]
nid.h 1304 #define DMA1_REGISTER_OFFSET 0x800 /* not a register */
sid.h 1815 #define DMA1_REGISTER_OFFSET 0x800 /* not a register */
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_si_dma.c 38 DMA1_REGISTER_OFFSET
618 sdma_cntl = RREG32(DMA_CNTL + DMA1_REGISTER_OFFSET);
620 WREG32(DMA_CNTL + DMA1_REGISTER_OFFSET, sdma_cntl);
623 sdma_cntl = RREG32(DMA_CNTL + DMA1_REGISTER_OFFSET);
625 WREG32(DMA_CNTL + DMA1_REGISTER_OFFSET, sdma_cntl);
663 offset = DMA1_REGISTER_OFFSET;
675 offset = DMA1_REGISTER_OFFSET;
si_enums.h 135 #define DMA1_REGISTER_OFFSET 0x200
amdgpu_si.c 991 {DMA_STATUS_REG + DMA1_REGISTER_OFFSET},
sid.h 1878 #define DMA1_REGISTER_OFFSET 0x200 /* not a register */
amdgpu_gfx_v6_0.c 1722 WREG32(mmDMA_TILING_CONFIG + DMA1_REGISTER_OFFSET, gb_addr_config);

Completed in 41 milliseconds