HomeSort by: relevance | last modified time | path
    Searched refs:DMA_BIT_MASK (Results 1 - 23 of 23) sorted by relevancy

  /src/sys/external/bsd/drm2/include/linux/
dma-mapping.h 60 DMA_BIT_MASK(unsigned nbits)
  /src/sys/external/bsd/drm2/dist/drm/i915/selftests/
mock_gem_device.c 130 dma_coerce_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(64));
  /src/sys/external/bsd/drm2/dist/drm/i915/gt/
intel_ggtt.c 1027 ggtt->max_paddr = DMA_BIT_MASK(39);
1029 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(39));
1031 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(39));
1187 ggtt->max_paddr = DMA_BIT_MASK(40);
1189 err = pci_set_dma_mask(pdev, DMA_BIT_MASK(40));
1191 err = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(40));
1253 ggtt->max_paddr = DMA_BIT_MASK(30);
1255 ggtt->max_paddr = DMA_BIT_MASK(32);
1257 ggtt->max_paddr = DMA_BIT_MASK(40);
  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_lpe_audio.c 120 pinfo.dma_mask = DMA_BIT_MASK(32);
  /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/device/
nouveau_nvkm_engine_device_tegra.c 354 ret = dma_set_mask(&pdev->dev, DMA_BIT_MASK(tdev->func->iommu_bit));
nouveau_nvkm_engine_device_pci.c 1750 DMA_BIT_MASK(bits), &pdev->dmat, BUS_DMA_WAITOK);
1755 ret = dma_set_mask_and_coherent(&pci_dev->dev, DMA_BIT_MASK(bits));
1757 dma_set_mask_and_coherent(&pci_dev->dev, DMA_BIT_MASK(32));
  /src/sys/external/bsd/drm2/dist/drm/vgem/
vgem_drv.c 492 DMA_BIT_MASK(64));
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_gmc_v10_0.c 827 r = drm_limit_dma_space(adev->ddev, 0, DMA_BIT_MASK(44));
829 r = dma_set_mask_and_coherent(adev->dev, DMA_BIT_MASK(44));
amdgpu_gmc_v6_0.c 869 r = drm_limit_dma_space(adev->ddev, 0, DMA_BIT_MASK(44));
871 r = dma_set_mask_and_coherent(adev->dev, DMA_BIT_MASK(44));
amdgpu_gmc_v7_0.c 1035 r = drm_limit_dma_space(adev->ddev, 0, DMA_BIT_MASK(40));
1037 r = dma_set_mask_and_coherent(adev->dev, DMA_BIT_MASK(40));
amdgpu_gmc_v9_0.c 1193 r = drm_limit_dma_space(adev->ddev, 0, DMA_BIT_MASK(44));
1195 r = dma_set_mask_and_coherent(adev->dev, DMA_BIT_MASK(44));
amdgpu_gmc_v8_0.c 1155 r = drm_limit_dma_space(adev->ddev, 0, DMA_BIT_MASK(40));
1157 r = dma_set_mask_and_coherent(adev->dev, DMA_BIT_MASK(40));
  /src/sys/external/bsd/drm/dist/shared-core/
r128_cce.c 561 dev_priv->gart_info.table_mask = DMA_BIT_MASK(32);
radeon_cp.c 1284 dev_priv->gart_info.table_mask = DMA_BIT_MASK(32);
r600_cp.c 2107 dev_priv->gart_info.table_mask = DMA_BIT_MASK(32);
  /src/sys/external/bsd/drm/dist/bsd-core/
drmP.h 697 #ifndef DMA_BIT_MASK
698 #define DMA_BIT_MASK(n) ((dma_addr_t)(((n) == 64) ? ~0ULL : (1ULL<<(n)) - 1))
  /src/sys/external/bsd/drm2/dist/drm/vmwgfx/
vmwgfx_drv.c 618 ret = dma_set_mask_and_coherent(dev->dev, DMA_BIT_MASK(64));
626 return dma_set_mask_and_coherent(dev->dev, DMA_BIT_MASK(44));
  /src/sys/external/bsd/drm2/dist/drm/r128/
r128_cce.c 570 dev_priv->gart_info.table_mask = DMA_BIT_MASK(32);
  /src/sys/external/bsd/drm2/dist/drm/xen/
xen_drm_front.c 726 ret = dma_coerce_mask_and_coherent(dev, DMA_BIT_MASK(64));
  /src/sys/external/bsd/drm2/dist/drm/i915/
i915_drv.c 1251 ret = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(30));
1268 ret = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(32));
  /src/sys/external/bsd/drm2/linux/
linux_pci.c 917 if (mask > DMA_BIT_MASK(32))
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_device.c 1493 r = dma_set_mask_and_coherent(&rdev->pdev->dev, DMA_BIT_MASK(dma_bits));
  /src/sys/dev/pci/
if_iwmreg.h 1631 #define IWM_TX_DMA_MASK DMA_BIT_MASK(36)

Completed in 45 milliseconds