OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:DRA7XX_CORE_IOPAD
(Results
1 - 10
of
10
) sorted by relevancy
/src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
dra72x-mmc-iodelay.dtsi
45
DRA7XX_CORE_IOPAD
(0x3754, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_clk.clk */
46
DRA7XX_CORE_IOPAD
(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */
47
DRA7XX_CORE_IOPAD
(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */
48
DRA7XX_CORE_IOPAD
(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 */
49
DRA7XX_CORE_IOPAD
(0x3764, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat2.dat2 */
50
DRA7XX_CORE_IOPAD
(0x3768, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat3.dat3 */
56
DRA7XX_CORE_IOPAD
(0x3754, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_clk.clk */
57
DRA7XX_CORE_IOPAD
(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */
58
DRA7XX_CORE_IOPAD
(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */
59
DRA7XX_CORE_IOPAD
(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 *
[
all
...]
dra7-mmc-iodelay.dtsi
11
DRA7XX_CORE_IOPAD
(0x3754, PIN_INPUT_PULLDOWN | MUX_MODE0) /* mmc1_clk.clk */
12
DRA7XX_CORE_IOPAD
(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */
13
DRA7XX_CORE_IOPAD
(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */
14
DRA7XX_CORE_IOPAD
(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 */
15
DRA7XX_CORE_IOPAD
(0x3764, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat2.dat2 */
16
DRA7XX_CORE_IOPAD
(0x3768, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat3.dat3 */
dra74x-mmc-iodelay.dtsi
43
DRA7XX_CORE_IOPAD
(0x3754, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_clk.clk */
44
DRA7XX_CORE_IOPAD
(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */
45
DRA7XX_CORE_IOPAD
(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */
46
DRA7XX_CORE_IOPAD
(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 */
47
DRA7XX_CORE_IOPAD
(0x3764, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat2.dat2 */
48
DRA7XX_CORE_IOPAD
(0x3768, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat3.dat3 */
54
DRA7XX_CORE_IOPAD
(0x3754, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_clk.clk */
55
DRA7XX_CORE_IOPAD
(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */
56
DRA7XX_CORE_IOPAD
(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */
57
DRA7XX_CORE_IOPAD
(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 *
[
all
...]
am57xx-cl-som-am57x.dts
82
DRA7XX_CORE_IOPAD
(0x347c, PIN_OUTPUT | MUX_MODE14) /* gpmc_a15.gpio2_5 */
88
DRA7XX_CORE_IOPAD
(0x3800, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_sda.sda */
89
DRA7XX_CORE_IOPAD
(0x3804, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c1_scl.scl */
95
DRA7XX_CORE_IOPAD
(0x36a4, PIN_INPUT| MUX_MODE10) /* mcasp1_aclkx.i2c3_sda */
96
DRA7XX_CORE_IOPAD
(0x36a8, PIN_INPUT| MUX_MODE10) /* mcasp1_fsx.i2c3_scl */
102
DRA7XX_CORE_IOPAD
(0x36ac, PIN_INPUT| MUX_MODE10) /* mcasp1_acl.i2c4_sda */
103
DRA7XX_CORE_IOPAD
(0x36b0, PIN_INPUT| MUX_MODE10) /* mcasp1_fsr.i2c4_scl */
109
DRA7XX_CORE_IOPAD
(0x3818, PIN_INPUT_PULLUP | MUX_MODE14) /* wakeup0.gpio1_0 */
115
DRA7XX_CORE_IOPAD
(0x349c, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_a23.mmc2_clk */
116
DRA7XX_CORE_IOPAD
(0x34b0, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_cs1.mmc2_cmd *
[
all
...]
dra76x-mmc-iodelay.dtsi
32
DRA7XX_CORE_IOPAD
(0x3754, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_clk.clk */
33
DRA7XX_CORE_IOPAD
(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */
34
DRA7XX_CORE_IOPAD
(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */
35
DRA7XX_CORE_IOPAD
(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 */
36
DRA7XX_CORE_IOPAD
(0x3764, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat2.dat2 */
37
DRA7XX_CORE_IOPAD
(0x3768, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat3.dat3 */
43
DRA7XX_CORE_IOPAD
(0x3754, PIN_INPUT_PULLUP | MUX_VIRTUAL_MODE11 | MUX_MODE0) /* mmc1_clk.clk */
44
DRA7XX_CORE_IOPAD
(0x3758, PIN_INPUT_PULLUP | MUX_VIRTUAL_MODE11 | MUX_MODE0) /* mmc1_cmd.cmd */
45
DRA7XX_CORE_IOPAD
(0x375c, PIN_INPUT_PULLUP | MUX_VIRTUAL_MODE11 | MUX_MODE0) /* mmc1_dat0.dat0 */
46
DRA7XX_CORE_IOPAD
(0x3760, PIN_INPUT_PULLUP | MUX_VIRTUAL_MODE11 | MUX_MODE0) /* mmc1_dat1.dat1 *
[
all
...]
am57xx-sbc-am57x.dts
25
DRA7XX_CORE_IOPAD
(0x3648, PIN_INPUT_SLEW | MUX_MODE0) /* uart3_rxd */
26
DRA7XX_CORE_IOPAD
(0x364c, PIN_INPUT_SLEW | MUX_MODE0) /* uart3_txd */
32
DRA7XX_CORE_IOPAD
(0x3754, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_clk.clk */
33
DRA7XX_CORE_IOPAD
(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */
34
DRA7XX_CORE_IOPAD
(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */
35
DRA7XX_CORE_IOPAD
(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 */
36
DRA7XX_CORE_IOPAD
(0x3764, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat2.dat2 */
37
DRA7XX_CORE_IOPAD
(0x3768, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat3.dat3 */
38
DRA7XX_CORE_IOPAD
(0x376c, PIN_INPUT | MUX_MODE14) /* mmc1_sdcd.gpio6_27 */
39
DRA7XX_CORE_IOPAD
(0x377c, PIN_INPUT | MUX_MODE14) /* mmc1_sdwp.gpio6_28 *
[
all
...]
am57xx-idk-common.dtsi
163
DRA7XX_CORE_IOPAD
(0x37d0, PIN_OUTPUT_PULLUP | MUX_MODE0) /* dcan1_tx */
164
DRA7XX_CORE_IOPAD
(0x37d4, PIN_INPUT_PULLUP | MUX_MODE0) /* dcan1_rx */
170
DRA7XX_CORE_IOPAD
(0x37d0, MUX_MODE15 | PULL_UP) /* dcan1_tx.off */
171
DRA7XX_CORE_IOPAD
(0x37d4, MUX_MODE15 | PULL_UP) /* dcan1_rx.off */
dra7-evm.dts
157
DRA7XX_CORE_IOPAD
(0x37d0, PIN_OUTPUT_PULLUP | MUX_MODE0) /* dcan1_tx */
158
DRA7XX_CORE_IOPAD
(0x3818, PULL_UP | MUX_MODE1) /* wakeup0.dcan1_rx */
164
DRA7XX_CORE_IOPAD
(0x37d0, MUX_MODE15 | PULL_UP) /* dcan1_tx.off */
165
DRA7XX_CORE_IOPAD
(0x3818, MUX_MODE15 | PULL_UP) /* wakeup0.off */
dra72-evm-common.dtsi
202
DRA7XX_CORE_IOPAD
(0x37d0, PIN_OUTPUT_PULLUP | MUX_MODE0) /* dcan1_tx */
203
DRA7XX_CORE_IOPAD
(0x3818, PULL_UP | MUX_MODE1) /* wakeup0.dcan1_rx */
209
DRA7XX_CORE_IOPAD
(0x37d0, MUX_MODE15 | PULL_UP) /* dcan1_tx.off */
210
DRA7XX_CORE_IOPAD
(0x3818, MUX_MODE15 | PULL_UP) /* wakeup0.off */
/src/sys/external/gpl2/dts/dist/include/dt-bindings/pinctrl/
dra.h
73
#define
DRA7XX_CORE_IOPAD
(pa, val) (((pa) & 0xffff) - 0x3400) (val)
Completed in 45 milliseconds
Indexes created Sat Oct 25 10:09:55 GMT 2025