HomeSort by: relevance | last modified time | path
    Searched refs:DWC3_GCTL (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/arch/mips/cavium/dev/
octeon_xhcireg.h 72 #define DWC3_GCTL 0xc110
octeon_xhci.c 364 val = bus_space_read_4(sc->sc_iot, ioh, DWC3_GCTL);
367 bus_space_write_4(sc->sc_iot, ioh, DWC3_GCTL, val);
369 val = bus_space_read_4(sc->sc_iot, ioh, DWC3_GCTL);
376 bus_space_write_4(sc->sc_iot, ioh, DWC3_GCTL, val);
  /src/sys/dev/fdt/
dwc3_fdt.c 48 #define DWC3_GCTL 0xc110
103 SET4(sc, DWC3_GCTL, GCTL_CORESOFTRESET);
122 CLR4(sc, DWC3_GCTL, GCTL_CORESOFTRESET);
199 val = RD4(sc, DWC3_GCTL);
202 WR4(sc, DWC3_GCTL, val);

Completed in 12 milliseconds