HomeSort by: relevance | last modified time | path
    Searched refs:DZ_CSR_RX_DONE (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/arch/pmax/ibus/
dz_ibus.c 250 while (((csr = dzr->csr) & (DZ_CSR_RX_DONE | DZ_CSR_TX_READY)) != 0) {
251 if ((csr & DZ_CSR_RX_DONE) != 0)
320 while ((dzcn->csr & DZ_CSR_RX_DONE) == 0)
415 while ((dzr->csr & DZ_CSR_RX_DONE) == 0)
  /src/sys/dev/dec/
dzreg.h 91 #define DZ_CSR_RX_DONE 0000200 /* Receiver Done */
  /src/sys/arch/vax/vsa/
dz_vsbus.c 351 for(; (dz->csr & DZ_CSR_RX_DONE) == 0;);
  /src/sys/arch/vax/uba/
qvaux.c 904 for(; (dz->csr & DZ_CSR_RX_DONE) == 0;);

Completed in 13 milliseconds