NetBSD Cross-Reference & Source Code Search Engine

Home	Sort by: relevance \| last modified time \| path

Full Search

in project(s):

Definition

Symbol

File Path

History

| | Help

Searched refs:ESP_DCTL (Results 1 - 3 of 3) sorted by relevancy

/src/sys/arch/next68k/dev/
espreg.h	`37 #define ESP_DCTL 0x20 /* RW - DMA Control */`
esp.c	`398 /* @@@ Some ESP_DCTL bits probably need setting */ 399 NCR_WRITE_REG(sc, ESP_DCTL, 402 DPRINTF(("esp dctl is 0x%02x\n", NCR_READ_REG(sc,ESP_DCTL))); 403 NCR_WRITE_REG(sc, ESP_DCTL, ESPDCTL_16MHZ \| ESPDCTL_INTENB); 405 DPRINTF(("esp dctl is 0x%02x\n", NCR_READ_REG(sc, ESP_DCTL))); 475 NCR_WRITE_REG(sc, ESP_DCTL, 535 NCR_WRITE_REG(sc, ESP_DCTL, 547 NCR_WRITE_REG(sc, ESP_DCTL, 553 NCR_WRITE_REG(sc, ESP_DCTL, 575 NCR_WRITE_REG(sc, ESP_DCTL, [all...]`
/src/sys/arch/next68k/stand/boot/
scsi.c	81 sr[ESP_DCTL] = ESPDCTL_20MHZ \| ESPDCTL_INTENB \| ESPDCTL_RESET; 83 sr[ESP_DCTL] = ESPDCTL_20MHZ \| ESPDCTL_INTENB; 190 sr[ESP_DCTL] = ESPDCTL_20MHZ \| ESPDCTL_INTENB \| ESPDCTL_DMARD; 384 sr[ESP_DCTL] = ESPDCTL_20MHZ\|ESPDCTL_INTENB\|ESPDCTL_DMAMOD\|ESPDCTL_DMARD; 404 sr[ESP_DCTL] = ESPDCTL_20MHZ \| ESPDCTL_INTENB \| ESPDCTL_DMARD; 409 sr[ESP_DCTL] = ESPDCTL_20MHZ \| ESPDCTL_INTENB \| ESPDCTL_DMAMOD 416 sr[ESP_DCTL] = ESPDCTL_20MHZ \| ESPDCTL_INTENB \| ESPDCTL_DMAMOD 418 sr[ESP_DCTL] = ESPDCTL_20MHZ \| ESPDCTL_INTENB \| ESPDCTL_DMAMOD 426 sr[ESP_DCTL] = ESPDCTL_20MHZ \| ESPDCTL_INTENB;

Completed in 12 milliseconds