HomeSort by: relevance | last modified time | path
    Searched refs:HDMI_AUDIO_PACKET_CONTROL (Results 1 - 10 of 10) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dce/
dce_stream_encoder.h 77 SRI(HDMI_AUDIO_PACKET_CONTROL, DIG, id),\
175 SE_SF(HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_PACKETS_PER_LINE, mask_sh),\
176 SE_SF(HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_DELAY_EN, mask_sh),\
680 uint32_t HDMI_AUDIO_PACKET_CONTROL;
amdgpu_dce_stream_encoder.c 1375 /* HDMI_AUDIO_PACKET_CONTROL */
1376 REG_UPDATE_2(HDMI_AUDIO_PACKET_CONTROL,
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_evergreen_hdmi.c 384 WREG32(HDMI_AUDIO_PACKET_CONTROL + offset,
rv770d.h 692 #define HDMI_AUDIO_PACKET_CONTROL 0x7408
evergreend.h 537 #define HDMI_AUDIO_PACKET_CONTROL 0x7038
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dcn10/
dcn10_stream_encoder.h 67 SRI(HDMI_AUDIO_PACKET_CONTROL, DIG, id),\
151 uint32_t HDMI_AUDIO_PACKET_CONTROL;
amdgpu_dcn10_stream_encoder.c 1308 /* HDMI_AUDIO_PACKET_CONTROL */
1309 REG_UPDATE(HDMI_AUDIO_PACKET_CONTROL,
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_dce_v10_0.c 1666 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_DELAY_EN, 1);
1668 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_PACKETS_PER_LINE, 3);
amdgpu_dce_v11_0.c 1708 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_DELAY_EN, 1);
1710 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_PACKETS_PER_LINE, 3);
amdgpu_dce_v6_0.c 1561 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_DELAY_EN, 1);
1562 tmp = REG_SET_FIELD(tmp, HDMI_AUDIO_PACKET_CONTROL, HDMI_AUDIO_PACKETS_PER_LINE, 3);

Completed in 31 milliseconds